OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [arm/] [linux-gas.h] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
/* Definitions of target machine for GNU compiler.
2
   ARM Linux-based GNU systems version.
3
   Copyright (C) 1997, 1998, 1999, 2000, 2001, 2004, 2007
4
   Free Software Foundation, Inc.
5
   Contributed by Russell King  <rmk92@ecs.soton.ac.uk>.
6
 
7
   This file is part of GCC.
8
 
9
   GCC is free software; you can redistribute it and/or modify it
10
   under the terms of the GNU General Public License as published
11
   by the Free Software Foundation; either version 3, or (at your
12
   option) any later version.
13
 
14
   GCC is distributed in the hope that it will be useful, but WITHOUT
15
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
16
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
17
   License for more details.
18
 
19
   You should have received a copy of the GNU General Public License
20
   along with GCC; see the file COPYING3.  If not see
21
   <http://www.gnu.org/licenses/>.  */
22
 
23
/* This is how we tell the assembler that a symbol is weak.
24
   GAS always supports weak symbols.  */
25
 
26
/* Unsigned chars produces much better code than signed.  */
27
#define DEFAULT_SIGNED_CHAR 0
28
 
29
#undef  SUBTARGET_CPP_SPEC
30
#define SUBTARGET_CPP_SPEC  "%{posix:-D_POSIX_SOURCE} %{pthread:-D_REENTRANT}"
31
 
32
#undef  SIZE_TYPE
33
#define SIZE_TYPE "unsigned int"
34
 
35
#undef  PTRDIFF_TYPE
36
#define PTRDIFF_TYPE "int"
37
 
38
#undef  WCHAR_TYPE
39
#define WCHAR_TYPE "long int"
40
 
41
#undef  WCHAR_TYPE_SIZE
42
#define WCHAR_TYPE_SIZE BITS_PER_WORD
43
 
44
/* Clear the instruction cache from `beg' to `end'.  This makes an
45
   inline system call to SYS_cacheflush.  */
46
#define CLEAR_INSN_CACHE(BEG, END)                                      \
47
{                                                                       \
48
  register unsigned long _beg __asm ("a1") = (unsigned long) (BEG);     \
49
  register unsigned long _end __asm ("a2") = (unsigned long) (END);     \
50
  register unsigned long _flg __asm ("a3") = 0;                          \
51
  __asm __volatile ("swi 0x9f0002               @ sys_cacheflush"       \
52
                    : "=r" (_beg)                                       \
53
                    : "0" (_beg), "r" (_end), "r" (_flg));               \
54
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.