OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [arm/] [vxworks.h] - Blame information for rev 827

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
/* Definitions of target machine for GCC,
2
   for ARM with targetting the VXWorks run time environment.
3
   Copyright (C) 1999, 2000, 2003, 2004, 2007 Free Software Foundation, Inc.
4
 
5
   Contributed by: Mike Stump <mrs@wrs.com>
6
   Brought up to date by CodeSourcery, LLC.
7
 
8
This file is part of GCC.
9
 
10
GCC is free software; you can redistribute it and/or modify
11
it under the terms of the GNU General Public License as published by
12
the Free Software Foundation; either version 3, or (at your option)
13
any later version.
14
 
15
GCC is distributed in the hope that it will be useful,
16
but WITHOUT ANY WARRANTY; without even the implied warranty of
17
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
18
GNU General Public License for more details.
19
 
20
You should have received a copy of the GNU General Public License
21
along with GCC; see the file COPYING3.  If not see
22
<http://www.gnu.org/licenses/>.  */
23
 
24
 
25
#define TARGET_OS_CPP_BUILTINS()                \
26
  do {                                          \
27
    builtin_define ("__vxworks");               \
28
    if (TARGET_BIG_END)                         \
29
      builtin_define ("ARMEB");                 \
30
    else                                        \
31
      builtin_define ("ARMEL");                 \
32
                                                \
33
    if (arm_is_xscale)                          \
34
      builtin_define ("CPU=XSCALE");            \
35
    else if (arm_arch5)                         \
36
      builtin_define ("CPU=ARMARCH5");          \
37
    else if (arm_arch4)                         \
38
      {                                         \
39
        if (thumb_code)                         \
40
          builtin_define ("CPU=ARMARCH4_T");    \
41
        else                                    \
42
          builtin_define ("CPU=ARMARCH4");      \
43
      }                                         \
44
  } while (0)
45
 
46
#undef  CC1_SPEC
47
#define CC1_SPEC                                                        \
48
"%{t4:        -mlittle-endian -march=armv4 ;                    \
49
   t4be:      -mbig-endian -march=armv4 ;                       \
50
   t4t:       -mthumb -mthumb-interwork -mlittle-endian -march=armv4t ; \
51
   t4tbe:     -mthumb -mthumb-interwork -mbig-endian -march=armv4t ;    \
52
   t5:        -mlittle-endian -march=armv5 ;                    \
53
   t5be:      -mbig-endian -march=armv5 ;                       \
54
   t5t:       -mthumb -mthumb-interwork -mlittle-endian -march=armv5 ;  \
55
   t5tbe:     -mthumb -mthumb-interwork -mbig-endian -march=armv5 ;     \
56
   txscale:   -mlittle-endian -mcpu=xscale ;                    \
57
   txscalebe: -mbig-endian -mcpu=xscale ;                       \
58
            : -march=armv4}"
59
 
60
/* The -Q options from svr4.h aren't understood and must be removed.  */
61
#undef  ASM_SPEC
62
#define ASM_SPEC \
63
  "%{v:-V} %{n} %{T} %{Ym,*} %{Yd,*} %{Wa,*:%*}"
64
 
65
/* VxWorks does all the library stuff itself.  */
66
#undef  LIB_SPEC
67
#define LIB_SPEC        ""
68
 
69
/* VxWorks uses object files, not loadable images.  make linker just
70
   combine objects.  */
71
#undef  LINK_SPEC
72
#define LINK_SPEC       "-r"
73
 
74
/* VxWorks provides the functionality of crt0.o and friends itself.  */
75
#undef  STARTFILE_SPEC
76
#define STARTFILE_SPEC  ""
77
 
78
#undef  ENDFILE_SPEC
79
#define ENDFILE_SPEC    ""
80
 
81
#undef  TARGET_VERSION
82
#define TARGET_VERSION  fputs (" (ARM/VxWorks)", stderr);
83
 
84
/* There is no default multilib.  */
85
#undef MULTILIB_DEFAULTS
86
 
87
#undef  ASM_FILE_START
88
#define ASM_FILE_START(STREAM)                                          \
89
  do                                                                    \
90
    {                                                                   \
91
      fprintf (STREAM, "%s Generated by GCC %s for ARM/VxWorks\n",      \
92
               ASM_COMMENT_START, version_string);                      \
93
    }                                                                   \
94
  while (0)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.