1 |
38 |
julius |
/* Definitions of target machine for GCC for IA-32.
|
2 |
|
|
Copyright (C) 2002, 2004, 2005, 2007 Free Software Foundation, Inc.
|
3 |
|
|
|
4 |
|
|
This file is part of GCC.
|
5 |
|
|
|
6 |
|
|
GCC is free software; you can redistribute it and/or modify
|
7 |
|
|
it under the terms of the GNU General Public License as published by
|
8 |
|
|
the Free Software Foundation; either version 3, or (at your option)
|
9 |
|
|
any later version.
|
10 |
|
|
|
11 |
|
|
GCC is distributed in the hope that it will be useful,
|
12 |
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 |
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
14 |
|
|
GNU General Public License for more details.
|
15 |
|
|
|
16 |
|
|
You should have received a copy of the GNU General Public License
|
17 |
|
|
along with GCC; see the file COPYING3. If not see
|
18 |
|
|
. */
|
19 |
|
|
|
20 |
|
|
/* The x86_64 ABI specifies both XF and TF modes.
|
21 |
|
|
XFmode is __float80 is IEEE extended; TFmode is __float128
|
22 |
|
|
is IEEE quad. */
|
23 |
|
|
|
24 |
|
|
FRACTIONAL_FLOAT_MODE (XF, 80, 12, ieee_extended_intel_96_format);
|
25 |
|
|
FLOAT_MODE (TF, 16, ieee_quad_format);
|
26 |
|
|
|
27 |
|
|
/* In ILP32 mode, XFmode has size 12 and alignment 4.
|
28 |
|
|
In LP64 mode, XFmode has size and alignment 16. */
|
29 |
|
|
ADJUST_FLOAT_FORMAT (XF, (TARGET_128BIT_LONG_DOUBLE
|
30 |
|
|
? &ieee_extended_intel_128_format
|
31 |
|
|
: TARGET_96_ROUND_53_LONG_DOUBLE
|
32 |
|
|
? &ieee_extended_intel_96_round_53_format
|
33 |
|
|
: &ieee_extended_intel_96_format));
|
34 |
|
|
ADJUST_BYTESIZE (XF, TARGET_128BIT_LONG_DOUBLE ? 16 : 12);
|
35 |
|
|
ADJUST_ALIGNMENT (XF, TARGET_128BIT_LONG_DOUBLE ? 16 : 4);
|
36 |
|
|
|
37 |
|
|
/* Add any extra modes needed to represent the condition code.
|
38 |
|
|
|
39 |
|
|
For the i386, we need separate modes when floating-point
|
40 |
|
|
equality comparisons are being done.
|
41 |
|
|
|
42 |
|
|
Add CCNO to indicate comparisons against zero that requires
|
43 |
|
|
Overflow flag to be unset. Sign bit test is used instead and
|
44 |
|
|
thus can be used to form "a&b>0" type of tests.
|
45 |
|
|
|
46 |
|
|
Add CCGC to indicate comparisons against zero that allows
|
47 |
|
|
unspecified garbage in the Carry flag. This mode is used
|
48 |
|
|
by inc/dec instructions.
|
49 |
|
|
|
50 |
|
|
Add CCGOC to indicate comparisons against zero that allows
|
51 |
|
|
unspecified garbage in the Carry and Overflow flag. This
|
52 |
|
|
mode is used to simulate comparisons of (a-b) and (a+b)
|
53 |
|
|
against zero using sub/cmp/add operations.
|
54 |
|
|
|
55 |
|
|
Add CCZ to indicate that only the Zero flag is valid. */
|
56 |
|
|
|
57 |
|
|
CC_MODE (CCGC);
|
58 |
|
|
CC_MODE (CCGOC);
|
59 |
|
|
CC_MODE (CCNO);
|
60 |
|
|
CC_MODE (CCZ);
|
61 |
|
|
CC_MODE (CCFP);
|
62 |
|
|
CC_MODE (CCFPU);
|
63 |
|
|
|
64 |
|
|
/* Vector modes. */
|
65 |
|
|
VECTOR_MODES (INT, 4); /* V4QI V2HI */
|
66 |
|
|
VECTOR_MODES (INT, 8); /* V8QI V4HI V2SI */
|
67 |
|
|
VECTOR_MODES (INT, 16); /* V16QI V8HI V4SI V2DI */
|
68 |
|
|
VECTOR_MODES (FLOAT, 8); /* V4HF V2SF */
|
69 |
|
|
VECTOR_MODES (FLOAT, 16); /* V8HF V4SF V2DF */
|
70 |
|
|
VECTOR_MODE (INT, DI, 4); /* V4DI */
|
71 |
|
|
VECTOR_MODE (INT, SI, 8); /* V8SI */
|
72 |
|
|
VECTOR_MODE (INT, HI, 16); /* V16HI */
|
73 |
|
|
VECTOR_MODE (INT, QI, 32); /* V32QI */
|
74 |
|
|
VECTOR_MODE (FLOAT, DF, 4); /* V4DF */
|
75 |
|
|
VECTOR_MODE (FLOAT, SF, 8); /* V8SF */
|
76 |
|
|
|
77 |
|
|
/* The symbol Pmode stands for one of the above machine modes (usually SImode).
|
78 |
|
|
The tm.h file specifies which one. It is not a distinct mode. */
|