OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [i386/] [i386.opt] - Blame information for rev 825

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
; Options for the IA-32 and AMD64 ports of the compiler.
2
 
3
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
4
;
5
; This file is part of GCC.
6
;
7
; GCC is free software; you can redistribute it and/or modify it under
8
; the terms of the GNU General Public License as published by the Free
9
; Software Foundation; either version 3, or (at your option) any later
10
; version.
11
;
12
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
13
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
14
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
15
; for more details.
16
;
17
; You should have received a copy of the GNU General Public License
18
; along with GCC; see the file COPYING3.  If not see
19
; .
20
 
21
m128bit-long-double
22
Target RejectNegative Report Mask(128BIT_LONG_DOUBLE)
23
sizeof(long double) is 16
24
 
25
m32
26
Target RejectNegative Negative(m64) Report InverseMask(64BIT)
27
Generate 32bit i386 code
28
 
29
m386
30
Target RejectNegative Undocumented
31
;; Deprecated
32
 
33
m3dnow
34
Target Report Mask(3DNOW)
35
Support 3DNow! built-in functions
36
 
37
m486
38
Target RejectNegative Undocumented
39
;; Deprecated
40
 
41
m64
42
Target RejectNegative Negative(m32) Report Mask(64BIT)
43
Generate 64bit x86-64 code
44
 
45
m80387
46
Target Report Mask(80387)
47
Use hardware fp
48
 
49
m96bit-long-double
50
Target RejectNegative Report InverseMask(128BIT_LONG_DOUBLE)
51
sizeof(long double) is 12
52
 
53
maccumulate-outgoing-args
54
Target Report Mask(ACCUMULATE_OUTGOING_ARGS)
55
Reserve space for outgoing arguments in the function prologue
56
 
57
malign-double
58
Target Report Mask(ALIGN_DOUBLE)
59
Align some doubles on dword boundary
60
 
61
malign-functions=
62
Target RejectNegative Joined Var(ix86_align_funcs_string)
63
Function starts are aligned to this power of 2
64
 
65
malign-jumps=
66
Target RejectNegative Joined Var(ix86_align_jumps_string)
67
Jump targets are aligned to this power of 2
68
 
69
malign-loops=
70
Target RejectNegative Joined Var(ix86_align_loops_string)
71
Loop code aligned to this power of 2
72
 
73
malign-stringops
74
Target RejectNegative Report InverseMask(NO_ALIGN_STRINGOPS, ALIGN_STRINGOPS)
75
Align destination of the string operations
76
 
77
march=
78
Target RejectNegative Joined Var(ix86_arch_string)
79
Generate code for given CPU
80
 
81
masm=
82
Target RejectNegative Joined Var(ix86_asm_string)
83
Use given assembler dialect
84
 
85
mbranch-cost=
86
Target RejectNegative Joined Var(ix86_branch_cost_string)
87
Branches are this expensive (1-5, arbitrary units)
88
 
89
mlarge-data-threshold=
90
Target RejectNegative Joined Var(ix86_section_threshold_string)
91
Data greater than given threshold will go into .ldata section in x86-64 medium model
92
 
93
mcmodel=
94
Target RejectNegative Joined Var(ix86_cmodel_string)
95
Use given x86-64 code model
96
 
97
mdebug-addr
98
Target RejectNegative Var(TARGET_DEBUG_ADDR) Undocumented
99
 
100
mdebug-arg
101
Target RejectNegative Var(TARGET_DEBUG_ARG) Undocumented
102
 
103
mfancy-math-387
104
Target RejectNegative Report InverseMask(NO_FANCY_MATH_387, USE_FANCY_MATH_387)
105
Generate sin, cos, sqrt for FPU
106
 
107
mfp-ret-in-387
108
Target Report Mask(FLOAT_RETURNS)
109
Return values of functions in FPU registers
110
 
111
mfpmath=
112
Target RejectNegative Joined Var(ix86_fpmath_string)
113
Generate floating point mathematics using given instruction set
114
 
115
mhard-float
116
Target RejectNegative Mask(80387) MaskExists
117
Use hardware fp
118
 
119
mieee-fp
120
Target Report Mask(IEEE_FP)
121
Use IEEE math for fp comparisons
122
 
123
minline-all-stringops
124
Target Report Mask(INLINE_ALL_STRINGOPS)
125
Inline all known string operations
126
 
127
mintel-syntax
128
Target Undocumented
129
;; Deprecated
130
 
131
mmmx
132
Target Report Mask(MMX)
133
Support MMX built-in functions
134
 
135
mms-bitfields
136
Target Report Mask(MS_BITFIELD_LAYOUT)
137
Use native (MS) bitfield layout
138
 
139
mno-align-stringops
140
Target RejectNegative Report Mask(NO_ALIGN_STRINGOPS) Undocumented
141
 
142
mno-fancy-math-387
143
Target RejectNegative Report Mask(NO_FANCY_MATH_387) Undocumented
144
 
145
mno-push-args
146
Target RejectNegative Report Mask(NO_PUSH_ARGS) Undocumented
147
 
148
mno-red-zone
149
Target RejectNegative Report Mask(NO_RED_ZONE) Undocumented
150
 
151
momit-leaf-frame-pointer
152
Target Report Mask(OMIT_LEAF_FRAME_POINTER)
153
Omit the frame pointer in leaf functions
154
 
155
mpentium
156
Target RejectNegative Undocumented
157
;; Deprecated
158
 
159
mpentiumpro
160
Target RejectNegative Undocumented
161
;; Deprecated
162
 
163
mpreferred-stack-boundary=
164
Target RejectNegative Joined Var(ix86_preferred_stack_boundary_string)
165
Attempt to keep stack aligned to this power of 2
166
 
167
mpush-args
168
Target Report InverseMask(NO_PUSH_ARGS, PUSH_ARGS)
169
Use push instructions to save outgoing arguments
170
 
171
mred-zone
172
Target RejectNegative Report InverseMask(NO_RED_ZONE, RED_ZONE)
173
Use red-zone in the x86-64 code
174
 
175
mregparm=
176
Target RejectNegative Joined Var(ix86_regparm_string)
177
Number of registers used to pass integer arguments
178
 
179
mrtd
180
Target Report Mask(RTD)
181
Alternate calling convention
182
 
183
msoft-float
184
Target InverseMask(80387)
185
Do not use hardware fp
186
 
187
msse
188
Target Report Mask(SSE)
189
Support MMX and SSE built-in functions and code generation
190
 
191
msse2
192
Target Report Mask(SSE2)
193
Support MMX, SSE and SSE2 built-in functions and code generation
194
 
195
msse3
196
Target Report Mask(SSE3)
197
Support MMX, SSE, SSE2 and SSE3 built-in functions and code generation
198
 
199
msseregparm
200
Target RejectNegative Mask(SSEREGPARM)
201
Use SSE register passing conventions for SF and DF mode
202
 
203
mstackrealign
204
Target Report Var(ix86_force_align_arg_pointer)
205
Realign stack in prologue
206
 
207
msvr3-shlib
208
Target Report Mask(SVR3_SHLIB)
209
Uninitialized locals in .bss
210
 
211
mstack-arg-probe
212
Target Report Mask(STACK_PROBE)
213
Enable stack probing
214
 
215
mtls-dialect=
216
Target RejectNegative Joined Var(ix86_tls_dialect_string)
217
Use given thread-local storage dialect
218
 
219
mtls-direct-seg-refs
220
Target Report Mask(TLS_DIRECT_SEG_REFS)
221
Use direct references against %gs when accessing tls data
222
 
223
mtune=
224
Target RejectNegative Joined Var(ix86_tune_string)
225
Schedule code for given CPU
226
 
227
;; Support Athlon 3Dnow builtins
228
Mask(3DNOW_A)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.