OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [iq2000/] [iq2000.opt] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
; Options for the Vitesse IQ2000 port of the compiler.
2
 
3
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
4
;
5
; This file is part of GCC.
6
;
7
; GCC is free software; you can redistribute it and/or modify it under
8
; the terms of the GNU General Public License as published by the Free
9
; Software Foundation; either version 3, or (at your option) any later
10
; version.
11
;
12
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
13
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
14
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
15
; for more details.
16
;
17
; You should have received a copy of the GNU General Public License
18
; along with GCC; see the file COPYING3.  If not see
19
; .
20
 
21
march=
22
Target RejectNegative Joined
23
Specify CPU for code generation purposes
24
 
25
mcpu=
26
Target RejectNegative Joined
27
Specify CPU for scheduling purposes
28
 
29
membedded-data
30
Target Mask(EMBEDDED_DATA)
31
Use ROM instead of RAM
32
 
33
mgpopt
34
Target Mask(GPOPT)
35
Use GP relative sdata/sbss sections
36
 
37
; Not used by the compiler proper.
38
mno-crt0
39
Target RejectNegative
40
No default crt0.o
41
 
42
muninit-const-in-rodata
43
Target Mask(UNINIT_CONST_IN_RODATA)
44
Put uninitialized constants in ROM (needs -membedded-data)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.