OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [m68k/] [m68k.opt] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
; Options for the Motorola 68000 port of the compiler.
2
 
3
; Copyright (C) 2005, 2006, 2007 Free Software Foundation, Inc.
4
;
5
; This file is part of GCC.
6
;
7
; GCC is free software; you can redistribute it and/or modify it under
8
; the terms of the GNU General Public License as published by the Free
9
; Software Foundation; either version 3, or (at your option) any later
10
; version.
11
;
12
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
13
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
14
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
15
; for more details.
16
;
17
; You should have received a copy of the GNU General Public License
18
; along with GCC; see the file COPYING3.  If not see
19
; .
20
 
21
m5200
22
Target RejectNegative Mask(5200)
23
Generate code for a 520X
24
 
25
m5206e
26
Target RejectNegative Mask(CF_HWDIV)
27
Generate code for a 5206e
28
 
29
m528x
30
Target RejectNegative Mask(528x)
31
Generate code for a 528x
32
 
33
m5307
34
Target RejectNegative Mask(CFV3)
35
Generate code for a 5307
36
 
37
m5407
38
Target RejectNegative Mask(CFV4)
39
Generate code for a 5407
40
 
41
mcfv4e
42
Target RejectNegative Mask(CFV4E)
43
Generate code for a ColdFire v4e
44
 
45
m68000
46
Target RejectNegative
47
Generate code for a 68000
48
 
49
m68020
50
Target RejectNegative Mask(68020)
51
Generate code for a 68020
52
 
53
m68020-40
54
Target RejectNegative Mask(68040)
55
Generate code for a 68040, without any new instructions
56
 
57
m68020-60
58
Target RejectNegative Mask(68060)
59
Generate code for a 68060, without any new instructions
60
 
61
m68030
62
Target RejectNegative Mask(68030)
63
Generate code for a 68030
64
 
65
m68040
66
Target RejectNegative Mask(68040_ONLY)
67
Generate code for a 68040
68
 
69
m68060
70
Target RejectNegative
71
Generate code for a 68060
72
 
73
m68302
74
Target RejectNegative
75
Generate code for a 68302
76
 
77
m68332
78
Target RejectNegative
79
Generate code for a 68332
80
 
81
; Has no effect on gcc
82
m68851
83
Target
84
Generate code for a 68851
85
 
86
m68881
87
Target RejectNegative Mask(68881)
88
Generate code that uses 68881 floating-point instructions
89
 
90
malign-int
91
Target Report Mask(ALIGN_INT)
92
Align variables on a 32-bit boundary
93
 
94
mbitfield
95
Target Report RejectNegative Mask(BITFIELD)
96
Use the bit-field instructions
97
 
98
mc68000
99
Target RejectNegative
100
Generate code for a 68000
101
 
102
mc68020
103
Target RejectNegative
104
Generate code for a 68020
105
 
106
mcpu32
107
Target RejectNegative
108
Generate code for a cpu32
109
 
110
mid-shared-library
111
Target Report Mask(ID_SHARED_LIBRARY)
112
Enable ID based shared library
113
 
114
mnobitfield
115
Target RejectNegative InverseMask(BITFIELD)
116
Do not use the bit-field instructions
117
 
118
mnortd
119
Target RejectNegative InverseMask(RTD)
120
Use normal calling convention
121
 
122
mnoshort
123
Target RejectNegative InverseMask(SHORT)
124
Consider type 'int' to be 32 bits wide
125
 
126
mpcrel
127
Target Report Mask(PCREL)
128
Generate pc-relative code
129
 
130
mrtd
131
Target Report RejectNegative Mask(RTD)
132
Use different calling convention using 'rtd'
133
 
134
msep-data
135
Target Report Mask(SEP_DATA)
136
Enable separate data segment
137
 
138
mshared-library-id=
139
Target RejectNegative Joined UInteger
140
ID of shared library to build
141
 
142
mshort
143
Target Report RejectNegative Mask(SHORT)
144
Consider type 'int' to be 16 bits wide
145
 
146
msoft-float
147
Target RejectNegative InverseMask(68881)
148
Generate code with library calls for floating point
149
 
150
mstrict-align
151
Target Report Mask(STRICT_ALIGNMENT)
152
Do not use unaligned memory references

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.