OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [mips/] [irix-crtn.asm] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
        .abicalls
2
        .set    noreorder
3
        .set    nomacro
4
 
5
        .section .gcc_init,"ax",@progbits
6
#if _MIPS_SIM == _ABIO32
7
        lw      $31,0($sp)
8
        jr      $31
9
        addiu   $sp,$sp,16
10
#else
11
        ld      $31,0($sp)
12
        ld      $28,8($sp)
13
        jr      $31
14
        daddiu  $sp,$sp,16
15
#endif
16
 
17
        .section .gcc_fini,"ax",@progbits
18
#if _MIPS_SIM == _ABIO32
19
        lw      $31,0($sp)
20
        jr      $31
21
        addiu   $sp,$sp,16
22
#else
23
        ld      $31,0($sp)
24
        ld      $28,8($sp)
25
        jr      $31
26
        daddiu  $sp,$sp,16
27
#endif

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.