OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [mips/] [mips.opt] - Blame information for rev 820

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
; Options for the MIPS port of the compiler
2
;
3
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
4
;
5
; This file is part of GCC.
6
;
7
; GCC is free software; you can redistribute it and/or modify it under
8
; the terms of the GNU General Public License as published by the Free
9
; Software Foundation; either version 3, or (at your option) any later
10
; version.
11
;
12
; GCC is distributed in the hope that it will be useful, but WITHOUT
13
; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
14
; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
15
; License for more details.
16
;
17
; You should have received a copy of the GNU General Public License
18
; along with GCC; see the file COPYING3.  If not see
19
; .
20
 
21
mabi=
22
Target RejectNegative Joined
23
-mabi=ABI       Generate code that conforms to the given ABI
24
 
25
mabicalls
26
Target Report Mask(ABICALLS)
27
Generate code that can be used in SVR4-style dynamic objects
28
 
29
mad
30
Target Report Var(TARGET_MAD)
31
Use PMC-style 'mad' instructions
32
 
33
march=
34
Target RejectNegative Joined Var(mips_arch_string)
35
-march=ISA      Generate code for the given ISA
36
 
37
mbranch-likely
38
Target Report Mask(BRANCHLIKELY)
39
Use Branch Likely instructions, overriding the architecture default
40
 
41
mcheck-zero-division
42
Target Report Mask(CHECK_ZERO_DIV)
43
Trap on integer divide by zero
44
 
45
mdivide-breaks
46
Target Report RejectNegative Mask(DIVIDE_BREAKS)
47
Use branch-and-break sequences to check for integer divide by zero
48
 
49
mdivide-traps
50
Target Report RejectNegative InverseMask(DIVIDE_BREAKS, DIVIDE_TRAPS)
51
Use trap instructions to check for integer divide by zero
52
 
53
mdouble-float
54
Target Report RejectNegative InverseMask(SINGLE_FLOAT, DOUBLE_FLOAT)
55
Allow hardware floating-point instructions to cover both 32-bit and 64-bit operations
56
 
57
mdsp
58
Target Report Mask(DSP)
59
Use MIPS-DSP instructions
60
 
61
mdebug
62
Target Var(TARGET_DEBUG_MODE) Undocumented
63
 
64
mdebugd
65
Target Var(TARGET_DEBUG_D_MODE) Undocumented
66
 
67
meb
68
Target Report RejectNegative Mask(BIG_ENDIAN)
69
Use big-endian byte order
70
 
71
mel
72
Target Report RejectNegative InverseMask(BIG_ENDIAN, LITTLE_ENDIAN)
73
Use little-endian byte order
74
 
75
membedded-data
76
Target Report Var(TARGET_EMBEDDED_DATA)
77
Use ROM instead of RAM
78
 
79
mexplicit-relocs
80
Target Report Mask(EXPLICIT_RELOCS)
81
Use NewABI-style %reloc() assembly operators
82
 
83
mfix-r4000
84
Target Report Mask(FIX_R4000)
85
Work around certain R4000 errata
86
 
87
mfix-r4400
88
Target Report Mask(FIX_R4400)
89
Work around certain R4400 errata
90
 
91
mfix-sb1
92
Target Report Var(TARGET_FIX_SB1)
93
Work around errata for early SB-1 revision 2 cores
94
 
95
mfix-vr4120
96
Target Report Var(TARGET_FIX_VR4120)
97
Work around certain VR4120 errata
98
 
99
mfix-vr4130
100
Target Report Var(TARGET_FIX_VR4130)
101
Work around VR4130 mflo/mfhi errata
102
 
103
mfix4300
104
Target Report Var(TARGET_4300_MUL_FIX)
105
Work around an early 4300 hardware bug
106
 
107
mfp-exceptions
108
Target Report Mask(FP_EXCEPTIONS)
109
FP exceptions are enabled
110
 
111
mfp32
112
Target Report RejectNegative InverseMask(FLOAT64)
113
Use 32-bit floating-point registers
114
 
115
mfp64
116
Target Report RejectNegative Mask(FLOAT64)
117
Use 64-bit floating-point registers
118
 
119
mflush-func=
120
Target RejectNegative Joined Var(mips_cache_flush_func) Init(CACHE_FLUSH_FUNC)
121
-mflush-func=FUNC       Use FUNC to flush the cache before calling stack trampolines
122
 
123
mfused-madd
124
Target Report Mask(FUSED_MADD)
125
Generate floating-point multiply-add instructions
126
 
127
mgp32
128
Target Report RejectNegative InverseMask(64BIT)
129
Use 32-bit general registers
130
 
131
mgp64
132
Target Report RejectNegative Mask(64BIT)
133
Use 64-bit general registers
134
 
135
mhard-float
136
Target Report RejectNegative InverseMask(SOFT_FLOAT, HARD_FLOAT)
137
Allow the use of hardware floating-point instructions
138
 
139
mips
140
Target RejectNegative Joined
141
-mipsN  Generate code for ISA level N
142
 
143
mips16
144
Target Report RejectNegative Mask(MIPS16)
145
Generate mips16 code
146
 
147
mips3d
148
Target Report RejectNegative Mask(MIPS3D)
149
Use MIPS-3D instructions
150
 
151
mlong-calls
152
Target Report Var(TARGET_LONG_CALLS)
153
Use indirect calls
154
 
155
mlong32
156
Target Report RejectNegative InverseMask(LONG64, LONG32)
157
Use a 32-bit long type
158
 
159
mlong64
160
Target Report RejectNegative Mask(LONG64)
161
Use a 64-bit long type
162
 
163
mmemcpy
164
Target Report Var(TARGET_MEMCPY)
165
Don't optimize block moves
166
 
167
mmips-tfile
168
Target
169
Use the mips-tfile postpass
170
 
171
mno-flush-func
172
Target RejectNegative
173
Do not use a cache-flushing function before calling stack trampolines
174
 
175
mno-mips16
176
Target Report RejectNegative InverseMask(MIPS16)
177
Generate normal-mode code
178
 
179
mno-mips3d
180
Target Report RejectNegative InverseMask(MIPS3D)
181
Do not use MIPS-3D instructions
182
 
183
mpaired-single
184
Target Report Mask(PAIRED_SINGLE_FLOAT)
185
Use paired-single floating-point instructions
186
 
187
mshared
188
Target Report Var(TARGET_SHARED) Init(1)
189
When generating -mabicalls code, make the code suitable for use in shared libraries
190
 
191
msingle-float
192
Target Report RejectNegative Mask(SINGLE_FLOAT)
193
Restrict the use of hardware floating-point instructions to 32-bit operations
194
 
195
msoft-float
196
Target Report RejectNegative Mask(SOFT_FLOAT)
197
Prevent the use of all hardware floating-point instructions
198
 
199
msplit-addresses
200
Target Report Mask(SPLIT_ADDRESSES)
201
Optimize lui/addiu address loads
202
 
203
msym32
204
Target Report Var(TARGET_SYM32)
205
Assume all symbols have 32-bit values
206
 
207
mtune=
208
Target RejectNegative Joined Var(mips_tune_string)
209
-mtune=PROCESSOR        Optimize the output for PROCESSOR
210
 
211
muninit-const-in-rodata
212
Target Report Var(TARGET_UNINIT_CONST_IN_RODATA)
213
Put uninitialized constants in ROM (needs -membedded-data)
214
 
215
mvr4130-align
216
Target Report Mask(VR4130_ALIGN)
217
Perform VR4130-specific alignment optimizations
218
 
219
mxgot
220
Target Report Var(TARGET_XGOT)
221
Lift restrictions on GOT size

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.