OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [mips/] [windiss.h] - Blame information for rev 853

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
/* Support for GCC on MIPS using WindISS simulator.
2
   Copyright (C) 2002, 2003, 2004, 2007 Free Software Foundation, Inc.
3
   Contributed by CodeSourcery, LLC.
4
 
5
This file is part of GCC.
6
 
7
GCC is free software; you can redistribute it and/or modify
8
it under the terms of the GNU General Public License as published by
9
the Free Software Foundation; either version 3, or (at your option)
10
any later version.
11
 
12
GCC is distributed in the hope that it will be useful,
13
but WITHOUT ANY WARRANTY; without even the implied warranty of
14
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
15
GNU General Public License for more details.
16
 
17
You should have received a copy of the GNU General Public License
18
along with GCC; see the file COPYING3.  If not see
19
<http://www.gnu.org/licenses/>.  */
20
 
21
#undef TARGET_VERSION
22
#define TARGET_VERSION fprintf (stderr, " (MIPS WindISS)");
23
 
24
/* Combination of mips.h and svr4.h.  */
25
#undef  SWITCH_TAKES_ARG
26
#define SWITCH_TAKES_ARG(CHAR)          \
27
  (DEFAULT_SWITCH_TAKES_ARG (CHAR)      \
28
   || (CHAR) == 'G'                     \
29
   || (CHAR) == 'h'                     \
30
   || (CHAR) == 'x'                     \
31
   || (CHAR) == 'z')
32
 
33
#undef SUBTARGET_CPP_SPEC
34
#define SUBTARGET_CPP_SPEC \
35
"%{!DCPU=*: %{mips3|mips4|mips64:-DCPU=MIPS64;:-DCPU=MIPS32}} \
36
  %{EL|mel:-DMIPSEL;:-DMIPSEB} \
37
  %{msoft-float:-DSOFT_FLOAT} \
38
  %{mips1:-D_WRS_R3K_EXC_SUPPORT}"
39
 
40
#undef  ASM_SPEC
41
#define ASM_SPEC "\
42
%{!G:-G 0} %{G*} %(endian_spec) %{mips1} %{mips2} %{mips3} %{mips4} \
43
%{mips32} %{mips32r2} %{mips64} \
44
%{mips16:%{!mno-mips16:-mips16}} %{mno-mips16:-no-mips16} \
45
%(subtarget_asm_optimizing_spec) \
46
%(subtarget_asm_debugging_spec) \
47
%{mabi=*} %{!mabi*: %(asm_abi_default_spec)} \
48
%{mgp32} %{mgp64} %{march=*} %{mxgot:-xgot} \
49
%{mtune=*} %{v} \
50
%(subtarget_asm_spec)"
51
 
52
#undef LINK_SPEC
53
/* LINK_SPEC is clobbered in svr4.h. ugh!  */
54
#define LINK_SPEC "\
55
-m elf32mipswindiss \
56
%{!G:-G 0} %{G*} %{mips1} %{mips2} %{mips3} %{mips4} %{mips32} %{mips64} \
57
%{bestGnum}"
58
 
59
/* Diab libs MIPS{,E,F,L,M,W,X,Y,Z}{,H,N,S}
60
 
61
   .
62
   E - Elf (small-data/const=8
63
   F - Elf Far (small-data/const=0)
64
   L - Little Elf
65
   M - Little Elf Far
66
   W - elf32 bigmips
67
   X - elf32 bigmips (far?)
68
   Y - elf32 littlemips
69
   Z - elf32 littlemips (far?)
70
 
71
   . - Integer routines
72
   H - Hard float
73
   N - No float
74
   S - Soft float
75
 
76
   Want {F,M}{,H,S}
77
 
78
*/
79
 
80
#undef LIB_SPEC
81
#define LIB_SPEC "--start-group -li -lcfp -lwindiss -lram -limpl -limpfp --end-group"
82
 
83
#undef STARTFILE_SPEC
84
#define STARTFILE_SPEC "crt0.o%s crtbegin.o%s"
85
 
86
#undef ENDFILE_SPEC
87
#define ENDFILE_SPEC "crtend.o%s"
88
 
89
/* We have no shared libraries.  These two shouldn't be necessary.  */
90
#undef LINK_SHLIB_SPEC
91
#define LINK_SHLIB_SPEC ""
92
#undef LINK_EH_SPEC
93
#define LINK_EH_SPEC ""
94
 
95
#undef CRTSAVRES_DEFAULT_SPEC
96
#define CRTSAVRES_DEFAULT_SPEC ""
97
 
98
/* No sdata.  */
99
#undef MIPS_DEFAULT_GVALUE
100
#define MIPS_DEFAULT_GVALUE 0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.