OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [mt/] [mt.opt] - Blame information for rev 827

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
; Options for the mt port of the compiler
2
;
3
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
4
;
5
; This file is part of GCC.
6
;
7
; GCC is free software; you can redistribute it and/or modify it under
8
; the terms of the GNU General Public License as published by the Free
9
; Software Foundation; either version 3, or (at your option) any later
10
; version.
11
;
12
; GCC is distributed in the hope that it will be useful, but WITHOUT
13
; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
14
; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
15
; License for more details.
16
;
17
; You should have received a copy of the GNU General Public License
18
; along with GCC; see the file COPYING3.  If not see
19
; .
20
 
21
mbacc
22
Target Report Mask(BYTE_ACCESS)
23
Use byte loads and stores when generating code.
24
 
25
msim
26
Target RejectNegative
27
Use simulator runtime
28
 
29
mno-crt0
30
Target RejectNegative
31
Do not include crt0.o in the startup files
32
 
33
mdebug-arg
34
Target RejectNegative Mask(DEBUG_ARG)
35
Internal debug switch
36
 
37
mdebug-addr
38
Target RejectNegative Mask(DEBUG_ADDR)
39
Internal debug switch
40
 
41
mdebug-stack
42
Target RejectNegative Mask(DEBUG_STACK)
43
Internal debug switch
44
 
45
mdebug-loc
46
Target RejectNegative Mask(DEBUG_LOC)
47
Internal debug switch
48
 
49
mdebug
50
Target RejectNegative Mask(DEBUG)
51
Internal debug switch
52
 
53
march=
54
Target RejectNegative Joined Var(mt_cpu_string)
55
Specify CPU for code generation purposes

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.