OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [or32/] [or32.opt] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
; Options for the OR32 port of the compiler
2
 
3
mhard-float
4
Target RejectNegative Mask(HARD_FLOAT)
5
Use hardware floating point
6
 
7
msoft-float
8
Target RejectNegative InverseMask(HARD_FLOAT)
9
Do not use hardware floating point
10
 
11 133 jeremybenn
mdouble-float
12
Target Report RejectNegative Mask(DOUBLE_FLOAT)
13
Allow hardware floating-point instructions to cover both 32-bit and 64-bit operations
14
 
15 38 julius
mhard-div
16
Target RejectNegative Mask(HARD_DIV)
17
Use hardware division
18
 
19
msoft-div
20
Target RejectNegative InverseMask(HARD_DIV)
21
Do not use hardware division
22
 
23
mhard-mul
24
Target RejectNegative Mask(HARD_MUL)
25
Use hardware multiplication
26
 
27
msoft-mul
28
Target RejectNegative InverseMask(HARD_MUL)
29
Do not use hardware multiplication
30
 
31
maj
32
Target Mask(MASK_ALIGNED_JUMPS)
33
Use aligned jumps
34
 
35
msext
36
Target Mask(MASK_SEXT)
37
Use sign-extending instructions
38
 
39
mcmov
40
Target Mask(MASK_CMOV)
41
Use conditional move instructions
42
 
43
mlogue
44
Target Mask(MASK_SCHED_LOGUE)
45
Schedule prologue/epilogue
46
 
47
mror
48
Target Mask(MASK_ROR)
49
Emit ROR instructions
50
 
51
msibcall
52
Target Mask(MASK_SIBCALL)
53
Enable sibcall optimization
54 152 jeremybenn
 
55
mor32-newlib
56
Target RejectNegative
57
Link with the OR32 newlib library
58 177 jeremybenn
 
59
mor32-newlib-uart
60
Target RejectNegative
61
Link with the OR32 newlib UART library

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.