OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [rs6000/] [eabisim.h] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
/* Support for GCC on simulated PowerPC systems targeted to embedded ELF
2
   systems.
3
   Copyright (C) 1995, 1996, 2000, 2003, 2007 Free Software Foundation, Inc.
4
   Contributed by Cygnus Support.
5
 
6
   This file is part of GCC.
7
 
8
   GCC is free software; you can redistribute it and/or modify it
9
   under the terms of the GNU General Public License as published
10
   by the Free Software Foundation; either version 3, or (at your
11
   option) any later version.
12
 
13
   GCC is distributed in the hope that it will be useful, but WITHOUT
14
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
15
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
16
   License for more details.
17
 
18
   You should have received a copy of the GNU General Public License
19
   along with GCC; see the file COPYING3.  If not see
20
   <http://www.gnu.org/licenses/>.  */
21
 
22
#undef  TARGET_VERSION
23
#define TARGET_VERSION fprintf (stderr, " (PowerPC Simulated)");
24
 
25
#undef  TARGET_OS_CPP_BUILTINS
26
#define TARGET_OS_CPP_BUILTINS()           \
27
  do                                       \
28
    {                                      \
29
      builtin_define_std ("PPC");          \
30
      builtin_define ("__embedded__");     \
31
      builtin_define ("__simulator__");    \
32
      builtin_assert ("system=embedded");  \
33
      builtin_assert ("system=simulator"); \
34
      builtin_assert ("cpu=powerpc");      \
35
      builtin_assert ("machine=powerpc");  \
36
      TARGET_OS_SYSV_CPP_BUILTINS ();      \
37
    }                                      \
38
  while (0)
39
 
40
/* Make the simulator the default */
41
#undef  LIB_DEFAULT_SPEC
42
#define LIB_DEFAULT_SPEC "%(lib_sim)"
43
 
44
#undef  STARTFILE_DEFAULT_SPEC
45
#define STARTFILE_DEFAULT_SPEC "%(startfile_sim)"
46
 
47
#undef  ENDFILE_DEFAULT_SPEC
48
#define ENDFILE_DEFAULT_SPEC "%(endfile_sim)"
49
 
50
#undef  LINK_START_DEFAULT_SPEC
51
#define LINK_START_DEFAULT_SPEC "%(link_start_sim)"
52
 
53
#undef  LINK_OS_DEFAULT_SPEC
54
#define LINK_OS_DEFAULT_SPEC "%(link_os_sim)"

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.