OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [rs6000/] [rios2.md] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
;; Scheduling description for IBM Power2 processor.
2
;;   Copyright (C) 2003, 2004, 2007 Free Software Foundation, Inc.
3
;;
4
;; This file is part of GCC.
5
 
6
;; GCC is free software; you can redistribute it and/or modify it
7
;; under the terms of the GNU General Public License as published
8
;; by the Free Software Foundation; either version 3, or (at your
9
;; option) any later version.
10
 
11
;; GCC is distributed in the hope that it will be useful, but WITHOUT
12
;; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
13
;; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
14
;; License for more details.
15
 
16
;; You should have received a copy of the GNU General Public License
17
;; along with GCC; see the file COPYING3.  If not see
18
;; .
19
 
20
(define_automaton "rios2,rios2fp")
21
(define_cpu_unit "iu1_rios2,iu2_rios2" "rios2")
22
(define_cpu_unit "fpu1_rios2,fpu2_rios2" "rios2fp")
23
(define_cpu_unit "bpu_rios2" "rios2")
24
 
25
;; RIOS2 32-bit 2xIU, 2xFPU, BPU
26
;; IU1 can perform all integer operations
27
;; IU2 can perform all integer operations except imul and idiv
28
 
29
(define_insn_reservation "rios2-load" 2
30
  (and (eq_attr "type" "load,load_ext,load_ext_u,load_ext_ux,\
31
                        load_ux,load_u,fpload,fpload_ux,fpload_u,\
32
                        load_l,store_c,sync")
33
       (eq_attr "cpu" "rios2"))
34
  "iu1_rios2|iu2_rios2")
35
 
36
(define_insn_reservation "rios2-store" 2
37
  (and (eq_attr "type" "store,store_ux,store_u,fpstore,fpstore_ux,fpstore_u")
38
       (eq_attr "cpu" "rios2"))
39
  "iu1_rios2|iu2_rios2")
40
 
41
(define_insn_reservation "rios2-integer" 1
42
  (and (eq_attr "type" "integer,insert_word")
43
       (eq_attr "cpu" "rios2"))
44
  "iu1_rios2|iu2_rios2")
45
 
46
(define_insn_reservation "rios2-two" 1
47
  (and (eq_attr "type" "two")
48
       (eq_attr "cpu" "rios2"))
49
  "iu1_rios2|iu2_rios2,iu1_rios2|iu2_rios2")
50
 
51
(define_insn_reservation "rios2-three" 1
52
  (and (eq_attr "type" "three")
53
       (eq_attr "cpu" "rios2"))
54
  "iu1_rios2|iu2_rios2,iu1_rios2|iu2_rios2,iu1_rios2|iu2_rios2")
55
 
56
(define_insn_reservation "rios2-imul" 2
57
  (and (eq_attr "type" "imul,imul2,imul3,imul_compare")
58
       (eq_attr "cpu" "rios2"))
59
  "iu1_rios2*2")
60
 
61
(define_insn_reservation "rios2-idiv" 13
62
  (and (eq_attr "type" "idiv")
63
       (eq_attr "cpu" "rios2"))
64
  "iu1_rios2*13")
65
 
66
; compare executes on integer unit, but feeds insns which
67
; execute on the branch unit.
68
(define_insn_reservation "rios2-compare" 3
69
  (and (eq_attr "type" "cmp,fast_compare,compare,delayed_compare")
70
       (eq_attr "cpu" "rios2"))
71
  "(iu1_rios2|iu2_rios2),nothing,bpu_rios2")
72
 
73
(define_insn_reservation "rios2-fp" 2
74
  (and (eq_attr "type" "fp")
75
       (eq_attr "cpu" "rios2"))
76
  "fpu1_rios2|fpu2_rios2")
77
 
78
(define_insn_reservation "rios2-fpcompare" 5
79
  (and (eq_attr "type" "fpcompare")
80
       (eq_attr "cpu" "rios2"))
81
  "(fpu1_rios2|fpu2_rios2),nothing*3,bpu_rios2")
82
 
83
(define_insn_reservation "rios2-dmul" 2
84
  (and (eq_attr "type" "dmul")
85
       (eq_attr "cpu" "rios2"))
86
  "fpu1_rios2|fpu2_rios2")
87
 
88
(define_insn_reservation "rios2-sdiv" 17
89
  (and (eq_attr "type" "sdiv,ddiv")
90
       (eq_attr "cpu" "rios2"))
91
  "(fpu1_rios2*17)|(fpu2_rios2*17)")
92
 
93
(define_insn_reservation "rios2-ssqrt" 26
94
  (and (eq_attr "type" "ssqrt,dsqrt")
95
       (eq_attr "cpu" "rios2"))
96
  "(fpu1_rios2*26)|(fpu2_rios2*26)")
97
 
98
(define_insn_reservation "rios2-mfcr" 2
99
  (and (eq_attr "type" "mfcr")
100
       (eq_attr "cpu" "rios2"))
101
  "iu1_rios2,bpu_rios2")
102
 
103
(define_insn_reservation "rios2-mtcr" 3
104
  (and (eq_attr "type" "mtcr")
105
       (eq_attr "cpu" "rios2"))
106
  "iu1_rios2,bpu_rios2")
107
 
108
(define_insn_reservation "rios2-crlogical" 3
109
  (and (eq_attr "type" "cr_logical,delayed_cr")
110
       (eq_attr "cpu" "rios2"))
111
  "bpu_rios2")
112
 
113
(define_insn_reservation "rios2-mtjmpr" 5
114
  (and (eq_attr "type" "mtjmpr")
115
       (eq_attr "cpu" "rios2"))
116
  "iu1_rios2,bpu_rios2")
117
 
118
(define_insn_reservation "rios2-mfjmpr" 2
119
  (and (eq_attr "type" "mfjmpr")
120
       (eq_attr "cpu" "rios2"))
121
  "iu1_rios2,bpu_rios2")
122
 
123
(define_insn_reservation "rios2-branch" 1
124
  (and (eq_attr "type" "jmpreg,branch,isync")
125
       (eq_attr "cpu" "rios2"))
126
  "bpu_rios2")
127
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.