OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [rs6000/] [rs6000.opt] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
; Options for the rs6000 port of the compiler
2
;
3
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
4
; Contributed by Aldy Hernandez .
5
;
6
; This file is part of GCC.
7
;
8
; GCC is free software; you can redistribute it and/or modify it under
9
; the terms of the GNU General Public License as published by the Free
10
; Software Foundation; either version 3, or (at your option) any later
11
; version.
12
;
13
; GCC is distributed in the hope that it will be useful, but WITHOUT
14
; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
15
; or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
16
; License for more details.
17
;
18
; You should have received a copy of the GNU General Public License
19
; along with GCC; see the file COPYING3.  If not see
20
; .
21
 
22
mpower
23
Target Report RejectNegative Mask(POWER)
24
Use POWER instruction set
25
 
26
mno-power
27
Target Report RejectNegative
28
Do not use POWER instruction set
29
 
30
mpower2
31
Target Report Mask(POWER2)
32
Use POWER2 instruction set
33
 
34
mpowerpc
35
Target Report RejectNegative Mask(POWERPC)
36
Use PowerPC instruction set
37
 
38
mno-powerpc
39
Target Report RejectNegative
40
Do not use PowerPC instruction set
41
 
42
mpowerpc64
43
Target Report Mask(POWERPC64)
44
Use PowerPC-64 instruction set
45
 
46
mpowerpc-gpopt
47
Target Report Mask(PPC_GPOPT)
48
Use PowerPC General Purpose group optional instructions
49
 
50
mpowerpc-gfxopt
51
Target Report Mask(PPC_GFXOPT)
52
Use PowerPC Graphics group optional instructions
53
 
54
mmfcrf
55
Target Report Mask(MFCRF)
56
Use PowerPC V2.01 single field mfcr instruction
57
 
58
mpopcntb
59
Target Report Mask(POPCNTB)
60
Use PowerPC V2.02 popcntb instruction
61
 
62
mfprnd
63
Target Report Mask(FPRND)
64
Use PowerPC V2.02 floating point rounding instructions
65
 
66
maltivec
67
Target Report Mask(ALTIVEC)
68
Use AltiVec instructions
69
 
70
mmulhw
71
Target Report Mask(MULHW)
72
Use 4xx half-word multiply instructions
73
 
74
mdlmzb
75
Target Report Mask(DLMZB)
76
Use 4xx string-search dlmzb instruction
77
 
78
mmultiple
79
Target Report Mask(MULTIPLE)
80
Generate load/store multiple instructions
81
 
82
mstring
83
Target Report Mask(STRING)
84
Generate string instructions for block moves
85
 
86
mnew-mnemonics
87
Target Report RejectNegative Mask(NEW_MNEMONICS)
88
Use new mnemonics for PowerPC architecture
89
 
90
mold-mnemonics
91
Target Report RejectNegative InverseMask(NEW_MNEMONICS)
92
Use old mnemonics for PowerPC architecture
93
 
94
msoft-float
95
Target Report RejectNegative Mask(SOFT_FLOAT)
96
Do not use hardware floating point
97
 
98
mhard-float
99
Target Report RejectNegative InverseMask(SOFT_FLOAT, HARD_FLOAT)
100
Use hardware floating point
101
 
102
mno-update
103
Target Report RejectNegative Mask(NO_UPDATE)
104
Do not generate load/store with update instructions
105
 
106
mupdate
107
Target Report RejectNegative InverseMask(NO_UPDATE, UPDATE)
108
Generate load/store with update instructions
109
 
110
mno-fused-madd
111
Target Report RejectNegative Mask(NO_FUSED_MADD)
112
Do not generate fused multiply/add instructions
113
 
114
mfused-madd
115
Target Report RejectNegative InverseMask(NO_FUSED_MADD, FUSED_MADD)
116
Generate fused multiply/add instructions
117
 
118
msched-prolog
119
Target Report Var(TARGET_SCHED_PROLOG) Init(1)
120
Schedule the start and end of the procedure
121
 
122
msched-epilog
123
Target Undocumented Var(TARGET_SCHED_PROLOG) VarExists
124
 
125
maix-struct-return
126
Target Report RejectNegative Var(aix_struct_return)
127
Return all structures in memory (AIX default)
128
 
129
msvr4-struct-return
130
Target Report RejectNegative Var(aix_struct_return,0) VarExists
131
Return small structures in registers (SVR4 default)
132
 
133
mxl-compat
134
Target Report Var(TARGET_XL_COMPAT)
135
Conform more closely to IBM XLC semantics
136
 
137
mswdiv
138
Target Report Var(swdiv)
139
Generate software floating point divide for better throughput
140
 
141
mno-fp-in-toc
142
Target Report RejectNegative Var(TARGET_NO_FP_IN_TOC)
143
Do not place floating point constants in TOC
144
 
145
mfp-in-toc
146
Target Report RejectNegative Var(TARGET_NO_FP_IN_TOC,0)
147
Place floating point constants in TOC
148
 
149
mno-sum-in-toc
150
Target RejectNegative Var(TARGET_NO_SUM_IN_TOC)
151
Do not place symbol+offset constants in TOC
152
 
153
msum-in-toc
154
Target RejectNegative Var(TARGET_NO_SUM_IN_TOC,0) VarExists
155
Place symbol+offset constants in TOC
156
 
157
;  Output only one TOC entry per module.  Normally linking fails if
158
;   there are more than 16K unique variables/constants in an executable.  With
159
;   this option, linking fails only if there are more than 16K modules, or
160
;   if there are more than 16K unique variables/constant in a single module.
161
;
162
;   This is at the cost of having 2 extra loads and one extra store per
163
;   function, and one less allocable register.
164
mminimal-toc
165
Target Report Mask(MINIMAL_TOC)
166
Use only one TOC entry per procedure
167
 
168
mfull-toc
169
Target Report
170
Put everything in the regular TOC
171
 
172
mvrsave
173
Target Report Var(TARGET_ALTIVEC_VRSAVE)
174
Generate VRSAVE instructions when generating AltiVec code
175
 
176
mvrsave=
177
Target RejectNegative Joined
178
-mvrsave=yes/no Deprecated option.  Use -mvrsave/-mno-vrsave instead
179
 
180
misel
181
Target Var(rs6000_isel)
182
Generate isel instructions
183
 
184
misel=
185
Target RejectNegative Joined
186
-misel=yes/no   Deprecated option.  Use -misel/-mno-isel instead
187
 
188
mspe
189
Target Var(rs6000_spe)
190
Generate SPE SIMD instructions on E500
191
 
192
mspe=
193
Target RejectNegative Joined
194
-mspe=yes/no    Deprecated option.  Use -mspe/-mno-spe instead
195
 
196
mdebug=
197
Target RejectNegative Joined
198
-mdebug=        Enable debug output
199
 
200
mabi=
201
Target RejectNegative Joined
202
-mabi=  Specify ABI to use
203
 
204
mcpu=
205
Target RejectNegative Joined
206
-mcpu=  Use features of and schedule code for given CPU
207
 
208
mtune=
209
Target RejectNegative Joined
210
-mtune= Schedule code for given CPU
211
 
212
mtraceback=
213
Target RejectNegative Joined
214
-mtraceback=    Select full, part, or no traceback table
215
 
216
mlongcall
217
Target Report Var(rs6000_default_long_calls)
218
Avoid all range limits on call instructions
219
 
220
mwarn-altivec-long
221
Target Var(rs6000_warn_altivec_long) Init(1)
222
Warn about deprecated 'vector long ...' AltiVec type usage
223
 
224
mfloat-gprs=
225
Target RejectNegative Joined
226
-mfloat-gprs=   Select GPR floating point method
227
 
228
mlong-double-
229
Target RejectNegative Joined UInteger
230
-mlong-double-  Specify size of long double (64 or 128 bits)
231
 
232
msched-costly-dep=
233
Target RejectNegative Joined
234
Determine which dependences between insns are considered costly
235
 
236
minsert-sched-nops=
237
Target RejectNegative Joined
238
Specify which post scheduling nop insertion scheme to apply
239
 
240
malign-
241
Target RejectNegative Joined
242
Specify alignment of structure fields default/natural
243
 
244
mprioritize-restricted-insns=
245
Target RejectNegative Joined UInteger Var(rs6000_sched_restricted_insns_priority)
246
Specify scheduling priority for dispatch slot restricted insns

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.