| 1 |
38 |
julius |
;; Scheduling description for IBM RS64 processors.
|
| 2 |
|
|
;; Copyright (C) 2003, 2004, 2007 Free Software Foundation, Inc.
|
| 3 |
|
|
;;
|
| 4 |
|
|
;; This file is part of GCC.
|
| 5 |
|
|
|
| 6 |
|
|
;; GCC is free software; you can redistribute it and/or modify it
|
| 7 |
|
|
;; under the terms of the GNU General Public License as published
|
| 8 |
|
|
;; by the Free Software Foundation; either version 3, or (at your
|
| 9 |
|
|
;; option) any later version.
|
| 10 |
|
|
|
| 11 |
|
|
;; GCC is distributed in the hope that it will be useful, but WITHOUT
|
| 12 |
|
|
;; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
|
| 13 |
|
|
;; or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
|
| 14 |
|
|
;; License for more details.
|
| 15 |
|
|
|
| 16 |
|
|
;; You should have received a copy of the GNU General Public License
|
| 17 |
|
|
;; along with GCC; see the file COPYING3. If not see
|
| 18 |
|
|
;; .
|
| 19 |
|
|
|
| 20 |
|
|
(define_automaton "rs64,rs64fp")
|
| 21 |
|
|
(define_cpu_unit "iu_rs64" "rs64")
|
| 22 |
|
|
(define_cpu_unit "mciu_rs64" "rs64")
|
| 23 |
|
|
(define_cpu_unit "fpu_rs64" "rs64fp")
|
| 24 |
|
|
(define_cpu_unit "lsu_rs64,bpu_rs64" "rs64")
|
| 25 |
|
|
|
| 26 |
|
|
;; RS64a 64-bit IU, LSU, FPU, BPU
|
| 27 |
|
|
|
| 28 |
|
|
(define_insn_reservation "rs64a-load" 2
|
| 29 |
|
|
(and (eq_attr "type" "load,load_ext,load_ext_u,load_ext_ux,load_ux,load_u")
|
| 30 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 31 |
|
|
"lsu_rs64")
|
| 32 |
|
|
|
| 33 |
|
|
(define_insn_reservation "rs64a-store" 2
|
| 34 |
|
|
(and (eq_attr "type" "store,store_ux,store_u,fpstore,fpstore_ux,fpstore_u")
|
| 35 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 36 |
|
|
"lsu_rs64")
|
| 37 |
|
|
|
| 38 |
|
|
(define_insn_reservation "rs64a-fpload" 3
|
| 39 |
|
|
(and (eq_attr "type" "fpload,fpload_ux,fpload_u")
|
| 40 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 41 |
|
|
"lsu_rs64")
|
| 42 |
|
|
|
| 43 |
|
|
(define_insn_reservation "rs64a-llsc" 2
|
| 44 |
|
|
(and (eq_attr "type" "load_l,store_c")
|
| 45 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 46 |
|
|
"lsu_rs64")
|
| 47 |
|
|
|
| 48 |
|
|
(define_insn_reservation "rs64a-integer" 1
|
| 49 |
|
|
(and (eq_attr "type" "integer,insert_word")
|
| 50 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 51 |
|
|
"iu_rs64")
|
| 52 |
|
|
|
| 53 |
|
|
(define_insn_reservation "rs64a-two" 1
|
| 54 |
|
|
(and (eq_attr "type" "two")
|
| 55 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 56 |
|
|
"iu_rs64,iu_rs64")
|
| 57 |
|
|
|
| 58 |
|
|
(define_insn_reservation "rs64a-three" 1
|
| 59 |
|
|
(and (eq_attr "type" "three")
|
| 60 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 61 |
|
|
"iu_rs64,iu_rs64,iu_rs64")
|
| 62 |
|
|
|
| 63 |
|
|
(define_insn_reservation "rs64a-imul" 20
|
| 64 |
|
|
(and (eq_attr "type" "imul,imul_compare")
|
| 65 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 66 |
|
|
"mciu_rs64*13")
|
| 67 |
|
|
|
| 68 |
|
|
(define_insn_reservation "rs64a-imul2" 12
|
| 69 |
|
|
(and (eq_attr "type" "imul2")
|
| 70 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 71 |
|
|
"mciu_rs64*5")
|
| 72 |
|
|
|
| 73 |
|
|
(define_insn_reservation "rs64a-imul3" 8
|
| 74 |
|
|
(and (eq_attr "type" "imul3")
|
| 75 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 76 |
|
|
"mciu_rs64*2")
|
| 77 |
|
|
|
| 78 |
|
|
(define_insn_reservation "rs64a-lmul" 34
|
| 79 |
|
|
(and (eq_attr "type" "lmul,lmul_compare")
|
| 80 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 81 |
|
|
"mciu_rs64*34")
|
| 82 |
|
|
|
| 83 |
|
|
(define_insn_reservation "rs64a-idiv" 66
|
| 84 |
|
|
(and (eq_attr "type" "idiv")
|
| 85 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 86 |
|
|
"mciu_rs64*66")
|
| 87 |
|
|
|
| 88 |
|
|
(define_insn_reservation "rs64a-ldiv" 66
|
| 89 |
|
|
(and (eq_attr "type" "ldiv")
|
| 90 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 91 |
|
|
"mciu_rs64*66")
|
| 92 |
|
|
|
| 93 |
|
|
(define_insn_reservation "rs64a-compare" 3
|
| 94 |
|
|
(and (eq_attr "type" "cmp,fast_compare,compare,delayed_compare")
|
| 95 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 96 |
|
|
"iu_rs64,nothing,bpu_rs64")
|
| 97 |
|
|
|
| 98 |
|
|
(define_insn_reservation "rs64a-fpcompare" 5
|
| 99 |
|
|
(and (eq_attr "type" "fpcompare")
|
| 100 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 101 |
|
|
"mciu_rs64,fpu_rs64,bpu_rs64")
|
| 102 |
|
|
|
| 103 |
|
|
(define_insn_reservation "rs64a-fp" 4
|
| 104 |
|
|
(and (eq_attr "type" "fp,dmul")
|
| 105 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 106 |
|
|
"mciu_rs64,fpu_rs64")
|
| 107 |
|
|
|
| 108 |
|
|
(define_insn_reservation "rs64a-sdiv" 31
|
| 109 |
|
|
(and (eq_attr "type" "sdiv,ddiv")
|
| 110 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 111 |
|
|
"mciu_rs64,fpu_rs64*31")
|
| 112 |
|
|
|
| 113 |
|
|
(define_insn_reservation "rs64a-sqrt" 49
|
| 114 |
|
|
(and (eq_attr "type" "ssqrt,dsqrt")
|
| 115 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 116 |
|
|
"mciu_rs64,fpu_rs64*49")
|
| 117 |
|
|
|
| 118 |
|
|
(define_insn_reservation "rs64a-mfcr" 2
|
| 119 |
|
|
(and (eq_attr "type" "mfcr")
|
| 120 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 121 |
|
|
"lsu_rs64")
|
| 122 |
|
|
|
| 123 |
|
|
(define_insn_reservation "rs64a-mtcr" 3
|
| 124 |
|
|
(and (eq_attr "type" "mtcr")
|
| 125 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 126 |
|
|
"lsu_rs64")
|
| 127 |
|
|
|
| 128 |
|
|
(define_insn_reservation "rs64a-mtjmpr" 3
|
| 129 |
|
|
(and (eq_attr "type" "mtjmpr")
|
| 130 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 131 |
|
|
"lsu_rs64")
|
| 132 |
|
|
|
| 133 |
|
|
(define_insn_reservation "rs64a-mfjmpr" 2
|
| 134 |
|
|
(and (eq_attr "type" "mfjmpr")
|
| 135 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 136 |
|
|
"lsu_rs64")
|
| 137 |
|
|
|
| 138 |
|
|
(define_insn_reservation "rs64a-jmpreg" 1
|
| 139 |
|
|
(and (eq_attr "type" "jmpreg,branch,cr_logical,delayed_cr")
|
| 140 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 141 |
|
|
"bpu_rs64")
|
| 142 |
|
|
|
| 143 |
|
|
(define_insn_reservation "rs64a-isync" 6
|
| 144 |
|
|
(and (eq_attr "type" "isync")
|
| 145 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 146 |
|
|
"bpu_rs64")
|
| 147 |
|
|
|
| 148 |
|
|
(define_insn_reservation "rs64a-sync" 1
|
| 149 |
|
|
(and (eq_attr "type" "sync")
|
| 150 |
|
|
(eq_attr "cpu" "rs64a"))
|
| 151 |
|
|
"lsu_rs64")
|
| 152 |
|
|
|
