OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [g++.dg/] [eh/] [ia64-1.C] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
// Test whether call saved float and branch regs are restored properly
2
// We can't do this test for branch regs in ILP32 mode.
3
// { dg-do run { target ia64-*-* } }
4
// { dg-options "-O2" }
5
 
6
extern "C" void abort (void);
7
 
8
#ifdef __LP64__
9
char buf[128];
10
#endif
11
 
12
void __attribute__((noinline))
13
bar (void)
14
{
15
  throw 1;
16
}
17
 
18
void __attribute__((noinline))
19
foo (void)
20
{
21
  bar ();
22
  bar ();
23
}
24
 
25
int
26
main (void)
27
{
28
  register double f2 __asm ("f2");
29
  register double f3 __asm ("f3");
30
  register double f4 __asm ("f4");
31
  register double f5 __asm ("f5");
32
  register double f16 __asm ("f16");
33
  register double f17 __asm ("f17");
34
#ifdef __LP64__
35
  register void *b1 __asm ("b1");
36
  register void *b2 __asm ("b2");
37
  register void *b3 __asm ("b3");
38
  register void *b4 __asm ("b4");
39
  register void *b5 __asm ("b5");
40
#endif
41
  f2 = 12.0; f3 = 13.0; f4 = 14.0; f5 = 15.0; f16 = 16.0; f17 = 17.0;
42
#ifdef __LP64__
43
  b1 = &buf[1]; b2 = &buf[2]; b3 = &buf[3]; b4 = &buf[4]; b5 = &buf[5];
44
#endif
45
  try
46
    {
47
      foo ();
48
    }
49
  catch (...) {}
50
  if (f2 != 12.0 || f3 != 13.0 || f4 != 14.0
51
      || f5 != 15.0 || f16 != 16.0 || f17 != 17.0)
52
    abort ();
53
#ifdef __LP64__
54
  if (b1 != &buf[1] || b2 != &buf[2] || b3 != &buf[3]
55
      || b4 != &buf[4] || b5 != &buf[5])
56
    abort ();
57
#endif
58
  return 0;
59
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.