OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [g++.dg/] [ext/] [altivec-7.C] - Blame information for rev 154

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* Test for AltiVec type overloading and name mangling.  */
2
/* { dg-do compile { target powerpc*-*-* } } */
3
/* { dg-require-effective-target powerpc_altivec_ok } */
4
/* { dg-options "-maltivec" } */
5
 
6
#include 
7
 
8
void foo(vector unsigned char) { }
9
void foo(vector signed char) { }
10
void foo(vector bool     char) { }
11
void foo(vector unsigned short) { }
12
void foo(vector signed short) { }
13
void foo(vector bool short) { }
14
void foo(vector unsigned int) { }
15
void foo(vector signed int) { }
16
void foo(vector bool int) { }
17
void foo(vector float) { }
18
void foo(vector pixel) { }
19
void foo(int) { }
20
void foo(unsigned int) { }
21
void foo(float) { }
22
 
23
/* { dg-final { scan-assembler "_Z3fooU8__vectorh" } } */
24
/* { dg-final { scan-assembler "_Z3fooU8__vectora" } } */
25
/* { dg-final { scan-assembler "_Z3fooU8__vectorU6__boolc" } } */
26
/* { dg-final { scan-assembler "_Z3fooU8__vectort" } } */
27
/* { dg-final { scan-assembler "_Z3fooU8__vectors" } } */
28
/* { dg-final { scan-assembler "_Z3fooU8__vectorU6__bools" } } */
29
/* { dg-final { scan-assembler "_Z3fooU8__vectorj" } } */
30
/* { dg-final { scan-assembler "_Z3fooU8__vectori" } } */
31
/* { dg-final { scan-assembler "_Z3fooU8__vectorU6__booli" } } */
32
/* { dg-final { scan-assembler "_Z3fooU8__vectorf" } } */
33
/* { dg-final { scan-assembler "_Z3fooU8__vectoru7__pixel" } } */
34
/* { dg-final { scan-assembler "_Z3fooi" } } */
35
/* { dg-final { scan-assembler "_Z3fooj" } } */
36
/* { dg-final { scan-assembler "_Z3foof" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.