OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20001205-1.c] - Blame information for rev 149

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* This does not work on m68hc11 due to the asm statement which forces
2
   two 'long' (32-bits) variables to go in registers.  */
3
/* { dg-do assemble { xfail m6811-*-* m6812-*-* } } */
4
 
5
static inline unsigned long rdfpcr(void)
6
{
7
        unsigned long tmp, ret;
8
        __asm__ ("" : "=r"(tmp), "=r"(ret));
9
        return ret;
10
}
11
 
12
static inline unsigned long
13
swcr_update_status(unsigned long swcr, unsigned long fpcr)
14
{
15
        swcr &= ~0x7e0000ul;
16
        swcr |= (fpcr >> 3) & 0x7e0000ul;
17
        return swcr;
18
}
19
 
20
unsigned long osf_getsysinfo(unsigned long flags)
21
{
22
        unsigned long w;
23
        w = swcr_update_status(flags, rdfpcr());
24
        return w;
25
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.