OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [fix-trunc-mem-1.c] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* PR target/14201  */
2
/* Excercise float -> integer in memory patterns.  */
3
/* { dg-options "-mieee" { target alpha*-*-* } }  */
4
 
5
void f1 (float v,  int *p)                      { *p = v; }
6
void f2 (float v,  unsigned int*p)              { *p = v; }
7
void f3 (float v,  long long *p)                { *p = v; }
8
void f4 (float v,  unsigned long long *p)       { *p = v; }
9
void f5 (double v, int *p)                      { *p = v; }
10
void f6 (double v, unsigned int *p)             { *p = v; }
11
void f7 (double v, long long *p)                { *p = v; }
12
void f8 (double v, unsigned long long *p)       { *p = v; }

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.