OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.dg/] [ia64-sync-1.c] - Blame information for rev 867

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* { dg-do run } */
2
/* { dg-require-effective-target sync_int_long } */
3
/* { dg-options } */
4
/* { dg-options "-march=i486" { target { { i?86-*-* x86_64-*-* } && ilp32 } } } */
5
/* { dg-options "-mcpu=v9" { target sparc*-*-* } } */
6
 
7
/* Test basic functionality of the intrinsics.  The operations should
8
   not be optimized away if no one checks the return values.  */
9
 
10
extern void abort (void);
11
extern void *memcpy (void *, const void *, __SIZE_TYPE__);
12
 
13
static int AI[12];
14
static int init_noret_si[12] = { 0, 0, 0, 1, 0, 0, 0, 0, -1, 0, 0, 0 };
15
static int test_noret_si[12] = { 1, 1, 1, 0, 1, 4, 22, -12, 7, 8, 9, 7 };
16
 
17
static void
18
do_noret_si (void)
19
{
20
  __sync_val_compare_and_swap(AI+0, 0, 1);
21
  __sync_bool_compare_and_swap(AI+1, 0, 1);
22
  __sync_lock_test_and_set(AI+2, 1);
23
  __sync_lock_release(AI+3);
24
 
25
  __sync_fetch_and_add(AI+4, 1);
26
  __sync_fetch_and_add(AI+5, 4);
27
  __sync_fetch_and_add(AI+6, 22);
28
  __sync_fetch_and_sub(AI+7, 12);
29
  __sync_fetch_and_and(AI+8, 7);
30
  __sync_fetch_and_or(AI+9, 8);
31
  __sync_fetch_and_xor(AI+10, 9);
32
  __sync_fetch_and_nand(AI+11, 7);
33
}
34
 
35
static long AL[12];
36
static long init_noret_di[12] = { 0, 0, 0, 1, 0, 0, 0, 0, -1, 0, 0, 0 };
37
static long test_noret_di[12] = { 1, 1, 1, 0, 1, 4, 22, -12, 7, 8, 9, 7 };
38
 
39
static void
40
do_noret_di (void)
41
{
42
  __sync_val_compare_and_swap(AL+0, 0, 1);
43
  __sync_bool_compare_and_swap(AL+1, 0, 1);
44
  __sync_lock_test_and_set(AL+2, 1);
45
  __sync_lock_release(AL+3);
46
 
47
  __sync_fetch_and_add(AL+4, 1);
48
  __sync_fetch_and_add(AL+5, 4);
49
  __sync_fetch_and_add(AL+6, 22);
50
  __sync_fetch_and_sub(AL+7, 12);
51
  __sync_fetch_and_and(AL+8, 7);
52
  __sync_fetch_and_or(AL+9, 8);
53
  __sync_fetch_and_xor(AL+10, 9);
54
  __sync_fetch_and_nand(AL+11, 7);
55
}
56
 
57
int main()
58
{
59
  memcpy(AI, init_noret_si, sizeof(init_noret_si));
60
  memcpy(AL, init_noret_di, sizeof(init_noret_di));
61
 
62
  do_noret_si ();
63
  do_noret_di ();
64
 
65
  if (memcmp (AI, test_noret_si, sizeof(test_noret_si)))
66
    abort ();
67
  if (memcmp (AL, test_noret_di, sizeof(test_noret_di)))
68
    abort ();
69
 
70
  return 0;
71
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.