URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.dg/] [sparc-reg-1.c] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log


/* PR middle-end/20263 */
 
/* { dg-do assemble { target sparc64-*-* } } */
/* { dg-options "" } */
 
register void *tp __asm__("%g7");
 
void set_tp(void)
{
  tp = 0;
}

Line No.	Rev	Author	Line
1	149	jeremybenn	`/* PR middle-end/20263 */`
2
3			`/* { dg-do assemble { target sparc64-- } } */`
4			`/* { dg-options "" } */`
5
6			`register void *tp __asm__("%g7");`
7
8			`void set_tp(void)`
9			`{`
10			`tp = 0;`
11			`}`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.dg/] [sparc-reg-1.c] - Blame information for rev 856