OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.dg/] [sync-2.c] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* { dg-do run } */
2
/* { dg-require-effective-target sync_char_short } */
3
/* { dg-options "-march=i486" { target { { i?86-*-* x86_64-*-* } && ilp32 } } } */
4
/* { dg-options "-mcpu=v9" { target sparc*-*-* } } */
5
 
6
/* Test functionality of the intrinsics for 'short' and 'char'.  */
7
 
8
extern void abort (void);
9
extern void *memcpy (void *, const void *, __SIZE_TYPE__);
10
 
11
static char AI[18];
12
static char init_qi[18] = { 3,5,7,9,0,0,0,0,-1,0,0,0,0,0,-1,0,0,0 };
13
static char test_qi[18] = { 3,5,7,9,1,4,22,-12,7,8,9,7,1,-12,7,8,9,7 };
14
 
15
static void
16
do_qi (void)
17
{
18
  if (__sync_fetch_and_add(AI+4, 1) != 0)
19
    abort ();
20
  if (__sync_fetch_and_add(AI+5, 4) != 0)
21
    abort ();
22
  if (__sync_fetch_and_add(AI+6, 22) != 0)
23
    abort ();
24
  if (__sync_fetch_and_sub(AI+7, 12) != 0)
25
    abort ();
26
  if (__sync_fetch_and_and(AI+8, 7) != (char)-1)
27
    abort ();
28
  if (__sync_fetch_and_or(AI+9, 8) != 0)
29
    abort ();
30
  if (__sync_fetch_and_xor(AI+10, 9) != 0)
31
    abort ();
32
  if (__sync_fetch_and_nand(AI+11, 7) != 0)
33
    abort ();
34
 
35
  if (__sync_add_and_fetch(AI+12, 1) != 1)
36
    abort ();
37
  if (__sync_sub_and_fetch(AI+13, 12) != (char)-12)
38
    abort ();
39
  if (__sync_and_and_fetch(AI+14, 7) != 7)
40
    abort ();
41
  if (__sync_or_and_fetch(AI+15, 8) != 8)
42
    abort ();
43
  if (__sync_xor_and_fetch(AI+16, 9) != 9)
44
    abort ();
45
  if (__sync_nand_and_fetch(AI+17, 7) != 7)
46
    abort ();
47
}
48
 
49
static short AL[18];
50
static short init_hi[18] = { 3,5,7,9,0,0,0,0,-1,0,0,0,0,0,-1,0,0,0 };
51
static short test_hi[18] = { 3,5,7,9,1,4,22,-12,7,8,9,7,1,-12,7,8,9,7 };
52
 
53
static void
54
do_hi (void)
55
{
56
  if (__sync_fetch_and_add(AL+4, 1) != 0)
57
    abort ();
58
  if (__sync_fetch_and_add(AL+5, 4) != 0)
59
    abort ();
60
  if (__sync_fetch_and_add(AL+6, 22) != 0)
61
    abort ();
62
  if (__sync_fetch_and_sub(AL+7, 12) != 0)
63
    abort ();
64
  if (__sync_fetch_and_and(AL+8, 7) != -1)
65
    abort ();
66
  if (__sync_fetch_and_or(AL+9, 8) != 0)
67
    abort ();
68
  if (__sync_fetch_and_xor(AL+10, 9) != 0)
69
    abort ();
70
  if (__sync_fetch_and_nand(AL+11, 7) != 0)
71
    abort ();
72
 
73
  if (__sync_add_and_fetch(AL+12, 1) != 1)
74
    abort ();
75
  if (__sync_sub_and_fetch(AL+13, 12) != -12)
76
    abort ();
77
  if (__sync_and_and_fetch(AL+14, 7) != 7)
78
    abort ();
79
  if (__sync_or_and_fetch(AL+15, 8) != 8)
80
    abort ();
81
  if (__sync_xor_and_fetch(AL+16, 9) != 9)
82
    abort ();
83
  if (__sync_nand_and_fetch(AL+17, 7) != 7)
84
    abort ();
85
}
86
 
87
int main()
88
{
89
  memcpy(AI, init_qi, sizeof(init_qi));
90
  memcpy(AL, init_hi, sizeof(init_hi));
91
 
92
  do_qi ();
93
  do_hi ();
94
 
95
  if (memcmp (AI, test_qi, sizeof(test_qi)))
96
    abort ();
97
  if (memcmp (AL, test_hi, sizeof(test_hi)))
98
    abort ();
99
 
100
  return 0;
101
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.