OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.dg/] [vect/] [vect-recip.c] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* { dg-do compile } */
2
/* { dg-require-effective-target vect_float } */
3
 
4
void f(float *__restrict__ qa, float *__restrict__ qb,
5
       float *__restrict__ qc, float *__restrict__ rtrms)
6
{
7
  int i;
8
  static float qam[600];
9
  static float qbm[600];
10
  static float qcm[600];
11
  for(i=0;i<600;i++)
12
  {
13
    float a = rtrms[i];
14
    qam[i] = qa[i]/a;
15
    qbm[i] = qb[i]/a;
16
    qcm[i] = qc[i]/a;
17
  }
18
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.