URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [20011029-2.c] - Blame information for rev 825

Line No.	Rev	Author	Line
1	149	jeremybenn	`/* { dg-do compile { target i?86-- x86_64-- } } */`
2			`/* { dg-options "-O2" } */`
3
4			`int foo (int s)`
5			`{`
6			`for (;;)`
7			`{`
8			`int a[32];`
9			`int y, z;`
10			`__asm__ __volatile__ ("" : "=c" (y), "=D" (z)`
11			`: "a" (0), "0" (32), "1" (a) : "memory");`
12			`if (({ register char r;`
13			`__asm__ __volatile__ ("" : "=q" (r)`
14			`: "r" (s % 32), "m" (a[s / 32])`
15			`: "cc"); r; }))`
16			`continue;`
17			`else if (({ register char r;`
18			`__asm__ __volatile__ ("" : "=q" (r)`
19			`: "r" (0), "m" (a[0])`
20			`: "cc"); r; }))`
21			`continue;`
22			`}`
23			`return 0;`
24			`}`