OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [20020218-1.c] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* Verify that X86-64 only SSE registers aren't restored on IA-32.  */
2
/* { dg-do compile { target i?86-*-* x86_64-*-* } } */
3
/* { dg-require-effective-target ilp32 } */
4
/* { dg-options "-O2 -msse" } */
5
/* { dg-final { scan-assembler-not "xmm8" } } */
6
 
7
extern void abort (void);
8
extern void exit (int);
9
 
10
void *bar (void *p, void *q)
11
{
12
  if (p != (void *) 26 || q != (void *) 35)
13
    abort ();
14
  return (void *) 76;
15
}
16
 
17
void *foo (void **args)
18
{
19
  void *argcookie = &args[1];
20
 
21
  __builtin_return (__builtin_apply (args[0], &argcookie,
22
                                     2 * sizeof (void *)));
23
}
24
 
25
int main (void)
26
{
27
  void *args[3];
28
 
29
  args[0] = (void *) bar;
30
  args[1] = (void *) 26;
31
  args[2] = (void *) 35;
32
  if (foo (args) != (void *) 76)
33
    abort ();
34
  exit (0);
35
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.