OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [20020531-1.c] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* PR optimization/6842
2
   This testcase caused ICE when trying to optimize V8QI subreg of VOIDmode
3
   CONST_DOUBLE.  */
4
/* { dg-do compile { target i?86-*-* x86_64-*-* } } */
5
/* { dg-options "-O2 -mmmx" } */
6
 
7
typedef unsigned char __v8qi __attribute__ ((vector_size (8)));
8
extern void abort (void);
9
extern void exit (int);
10
 
11
void foo (void)
12
{
13
  unsigned long long a = 0x0102030405060708LL;
14
  unsigned long long b = 0x1020304050607080LL;
15
  unsigned long long c;
16
 
17
  c = (unsigned long long) __builtin_ia32_paddusb ((__v8qi) a, (__v8qi) b);
18
  __builtin_ia32_emms ();
19
  if (c != 0x1122334455667788LL)
20
    abort ();
21
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.