OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [asm-5.c] - Blame information for rev 867

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* PR inline-asm/11676 */
2
/* { dg-do run { target i?86-*-* x86_64-*-* } } */
3
/* { dg-require-effective-target ilp32 } */
4
/* { dg-options "-O2" } */
5
 
6
extern void abort (void);
7
static int bar(int x) __asm__("bar") __attribute__((regparm(1)));
8
static int __attribute__((regparm(1), noinline, used))
9
bar(int x)
10
{
11
  if (x != 0)
12
    abort ();
13
}
14
 
15
static int __attribute__((regparm(1), noinline))
16
foo(int x)
17
{
18
  x = 0;
19
  __asm__ __volatile__("call bar" : "=a"(x) : "a"(x));
20
}
21
 
22
int main()
23
{
24
  foo(1);
25
  return 0;
26
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.