OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr17692.c] - Blame information for rev 154

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O -mfpmath=sse -msse2" } */
3
/* The fact that t1 and t2 are uninitialized is critical.  With them
4
   uninitialized, the register allocator is free to put them in the same
5
   hard register, which results in
6
 
7
        xmm0 = xmm0 >= xmm0 ? xmm0 : xmm0
8
 
9
   Which is of course a nop, but one for which we would ICE splitting the
10
   pattern.  */
11
 
12
double out;
13
 
14
static void foo(void)
15
{
16
    double t1, t2, t3, t4;
17
 
18
    t4 = t1 >= t2 ? t1 : t2;
19
    t4 = t4 >= t3 ? t4 : t3;
20
    out = t4;
21
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.