OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [pr30505.c] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* PR inline-asm/30505 */
2
/* { dg-do compile { target ilp32 } } */
3
/* { dg-options "-O2" } */
4
 
5
unsigned long long a, c;
6
unsigned int b, d;
7
 
8
void
9
test ()
10
{
11
  unsigned int e, f;
12
 
13
  __asm__ ("divl %5;movl %1, %0;movl %4, %1;divl %5"
14
           : "=&rm" (e), "=a" (f), "=d" (d)
15
           : "1" ((unsigned int) (a >> 32)), "g" ((unsigned int) a),
16
             "rm" (b), "2" (0)
17
           : "cc");
18
  c = (unsigned long long) e << 32 | f;
19
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.