OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [sse2-vec-3.c] - Blame information for rev 825

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* { dg-do run { target i?86-*-* x86_64-*-* } } */
2
/* { dg-options "-O2 -msse2" } */
3
 
4
#include "sse2-check.h"
5
 
6
#include <emmintrin.h>
7
 
8
static void
9
sse2_test (void)
10
{
11
  union
12
    {
13
      __m128i x;
14
      char c[16];
15
      short s[8];
16
      int i[4];
17
      long long ll[2];
18
    } val1;
19
  int res[4];
20
  int masks[4];
21
  int i;
22
 
23
  for (i = 0; i < 16; i++)
24
    val1.c[i] = i;
25
 
26
  res[0] = __builtin_ia32_vec_ext_v4si ((__v4si)val1.x, 0);
27
  res[1] = __builtin_ia32_vec_ext_v4si ((__v4si)val1.x, 1);
28
  res[2] = __builtin_ia32_vec_ext_v4si ((__v4si)val1.x, 2);
29
  res[3] = __builtin_ia32_vec_ext_v4si ((__v4si)val1.x, 3);
30
 
31
  for (i = 0; i < 4; i++)
32
    masks[i] = i;
33
 
34
  for (i = 0; i < 4; i++)
35
    if (res[i] != val1.i [masks[i]])
36
      abort ();
37
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.