OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [vecinit-1.c] - Blame information for rev 820

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* { dg-do compile } */
2
/* { dg-options "-O2 -msse2" } */
3
#define vector __attribute__((vector_size(16)))
4
 
5
float a;
6
vector float f1(void) { return (vector float){ a, 0.0, 0.0, 0.0}; }
7
vector float f2(void) { return (vector float){ 0.0, a, 0.0, 0.0}; }
8
vector float f3(void) { return (vector float){ 0.0, 0.0, a, 0.0}; }
9
vector float f4(void) { return (vector float){ 0.0, 0.0, 0.0, a}; }
10
/* { dg-final { scan-assembler-not "movaps" } } */
11
/* { dg-final { scan-assembler-not "xor" } } */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.