URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [vecinit-2.c] - Blame information for rev 823

Go to most recent revision | Details | Compare with Previous | View Log


/* { dg-do compile } */
/* { dg-options "-O2 -msse2" } */
#define vector __attribute__((vector_size(16)))
 
int a;
vector int f1(void) { return (vector int){ a, 0, 0, 0}; }
vector int f2(void) { return (vector int){ 0, a, 0, 0}; }
vector int f3(void) { return (vector int){ 0, 0, a, 0}; }
vector int f4(void) { return (vector int){ 0, 0, 0, a}; }
/* { dg-final { scan-assembler-not "movaps" } } */
/* { dg-final { scan-assembler-not "xor" } } */

Line No.	Rev	Author	Line
1	149	jeremybenn	`/* { dg-do compile } */`
2			`/* { dg-options "-O2 -msse2" } */`
3			`#define vector __attribute__((vector_size(16)))`
4
5			`int a;`
6			`vector int f1(void) { return (vector int){ a, 0, 0, 0}; }`
7			`vector int f2(void) { return (vector int){ 0, a, 0, 0}; }`
8			`vector int f3(void) { return (vector int){ 0, 0, a, 0}; }`
9			`vector int f4(void) { return (vector int){ 0, 0, 0, a}; }`
10			`/* { dg-final { scan-assembler-not "movaps" } } */`
11			`/* { dg-final { scan-assembler-not "xor" } } */`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [i386/] [vecinit-2.c] - Blame information for rev 823