OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [405-machhwu-1.c] - Blame information for rev 867

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* Test generation of machhwu on 405.  */
2
/* Origin: Joseph Myers <joseph@codesourcery.com> */
3
/* { dg-do compile } */
4
/* { dg-require-effective-target ilp32 } */
5
/* { dg-options "-O2 -mcpu=405" } */
6
 
7
/* { dg-final { scan-assembler "machhwu " } } */
8
 
9
unsigned int
10
f(unsigned int a, unsigned int b, unsigned int c)
11
{
12
  a += (b >> 16) * (c >> 16);
13
  return a;
14
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.