OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [altivec-22.c] - Blame information for rev 825

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* { dg-do compile { target { powerpc*-*-* && ilp32 } } } */
2
/* { dg-require-effective-target powerpc_altivec_ok } */
3
/* { dg-options "-O3 -maltivec" } */
4
/* { dg-final { scan-assembler-not "mfcr" } } */
5
 
6
#include <altivec.h>
7
 
8
int foo(vector float x, vector float y) {
9
        if (vec_all_eq(x,y)) return 3245;
10
        else return 12;
11
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.