OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [testsuite/] [gcc.target/] [powerpc/] [spe1.c] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 149 jeremybenn
/* { dg-do compile { target powerpc-*-eabi* } } */
2
/* { dg-options "-mcpu=8540 -mabi=spe -O0" } */
3
 
4
/* (Test with -O0 so we don't optimize any of them away).  */
5
 
6
 
7
typedef float __attribute__((vector_size(8))) __ev64_fs__;
8
 
9
static __ev64_opaque__ Foo (void);
10
 
11
void Bar ()
12
{
13
  __ev64_fs__ fs = Foo ();
14
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.