URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
24 |
jeremybenn |
/* Disassemble support for GDB.
|
2 |
|
|
Copyright (C) 2002, 2007, 2008 Free Software Foundation, Inc.
|
3 |
|
|
|
4 |
|
|
This file is part of GDB.
|
5 |
|
|
|
6 |
|
|
This program is free software; you can redistribute it and/or modify
|
7 |
|
|
it under the terms of the GNU General Public License as published by
|
8 |
|
|
the Free Software Foundation; either version 3 of the License, or
|
9 |
|
|
(at your option) any later version.
|
10 |
|
|
|
11 |
|
|
This program is distributed in the hope that it will be useful,
|
12 |
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
13 |
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
14 |
|
|
GNU General Public License for more details.
|
15 |
|
|
|
16 |
|
|
You should have received a copy of the GNU General Public License
|
17 |
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>. */
|
18 |
|
|
|
19 |
|
|
#ifndef DISASM_H
|
20 |
|
|
#define DISASM_H
|
21 |
|
|
|
22 |
|
|
struct ui_out;
|
23 |
|
|
struct ui_file;
|
24 |
|
|
|
25 |
|
|
extern void gdb_disassembly (struct ui_out *uiout,
|
26 |
|
|
char *file_string,
|
27 |
|
|
int line_num,
|
28 |
|
|
int mixed_source_and_assembly,
|
29 |
|
|
int how_many, CORE_ADDR low, CORE_ADDR high);
|
30 |
|
|
|
31 |
|
|
/* Print the instruction at address MEMADDR in debugged memory,
|
32 |
|
|
on STREAM. Returns the length of the instruction, in bytes,
|
33 |
|
|
and, if requested, the number of branch delay slot instructions. */
|
34 |
|
|
|
35 |
|
|
extern int gdb_print_insn (CORE_ADDR memaddr,
|
36 |
|
|
struct ui_file *stream,
|
37 |
|
|
int *branch_delay_insns);
|
38 |
|
|
|
39 |
|
|
#endif
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.