OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [gdb/] [features/] [rs6000/] [powerpc-602.c] - Blame information for rev 840

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
/* THIS FILE IS GENERATED.  Original: powerpc-602.xml */
2
 
3
#include "defs.h"
4
#include "gdbtypes.h"
5
#include "target-descriptions.h"
6
 
7
struct target_desc *tdesc_powerpc_602;
8
static void
9
initialize_tdesc_powerpc_602 (void)
10
{
11
  struct target_desc *result = allocate_target_description ();
12
  struct tdesc_feature *feature;
13
  struct type *field_type, *type;
14
 
15
  feature = tdesc_create_feature (result, "org.gnu.gdb.power.core");
16
  tdesc_create_reg (feature, "r0", 0, 1, NULL, 32, "uint32");
17
  tdesc_create_reg (feature, "r1", 1, 1, NULL, 32, "uint32");
18
  tdesc_create_reg (feature, "r2", 2, 1, NULL, 32, "uint32");
19
  tdesc_create_reg (feature, "r3", 3, 1, NULL, 32, "uint32");
20
  tdesc_create_reg (feature, "r4", 4, 1, NULL, 32, "uint32");
21
  tdesc_create_reg (feature, "r5", 5, 1, NULL, 32, "uint32");
22
  tdesc_create_reg (feature, "r6", 6, 1, NULL, 32, "uint32");
23
  tdesc_create_reg (feature, "r7", 7, 1, NULL, 32, "uint32");
24
  tdesc_create_reg (feature, "r8", 8, 1, NULL, 32, "uint32");
25
  tdesc_create_reg (feature, "r9", 9, 1, NULL, 32, "uint32");
26
  tdesc_create_reg (feature, "r10", 10, 1, NULL, 32, "uint32");
27
  tdesc_create_reg (feature, "r11", 11, 1, NULL, 32, "uint32");
28
  tdesc_create_reg (feature, "r12", 12, 1, NULL, 32, "uint32");
29
  tdesc_create_reg (feature, "r13", 13, 1, NULL, 32, "uint32");
30
  tdesc_create_reg (feature, "r14", 14, 1, NULL, 32, "uint32");
31
  tdesc_create_reg (feature, "r15", 15, 1, NULL, 32, "uint32");
32
  tdesc_create_reg (feature, "r16", 16, 1, NULL, 32, "uint32");
33
  tdesc_create_reg (feature, "r17", 17, 1, NULL, 32, "uint32");
34
  tdesc_create_reg (feature, "r18", 18, 1, NULL, 32, "uint32");
35
  tdesc_create_reg (feature, "r19", 19, 1, NULL, 32, "uint32");
36
  tdesc_create_reg (feature, "r20", 20, 1, NULL, 32, "uint32");
37
  tdesc_create_reg (feature, "r21", 21, 1, NULL, 32, "uint32");
38
  tdesc_create_reg (feature, "r22", 22, 1, NULL, 32, "uint32");
39
  tdesc_create_reg (feature, "r23", 23, 1, NULL, 32, "uint32");
40
  tdesc_create_reg (feature, "r24", 24, 1, NULL, 32, "uint32");
41
  tdesc_create_reg (feature, "r25", 25, 1, NULL, 32, "uint32");
42
  tdesc_create_reg (feature, "r26", 26, 1, NULL, 32, "uint32");
43
  tdesc_create_reg (feature, "r27", 27, 1, NULL, 32, "uint32");
44
  tdesc_create_reg (feature, "r28", 28, 1, NULL, 32, "uint32");
45
  tdesc_create_reg (feature, "r29", 29, 1, NULL, 32, "uint32");
46
  tdesc_create_reg (feature, "r30", 30, 1, NULL, 32, "uint32");
47
  tdesc_create_reg (feature, "r31", 31, 1, NULL, 32, "uint32");
48
  tdesc_create_reg (feature, "pc", 64, 1, NULL, 32, "uint32");
49
  tdesc_create_reg (feature, "msr", 65, 1, NULL, 32, "uint32");
50
  tdesc_create_reg (feature, "cr", 66, 1, NULL, 32, "uint32");
51
  tdesc_create_reg (feature, "lr", 67, 1, NULL, 32, "uint32");
52
  tdesc_create_reg (feature, "ctr", 68, 1, NULL, 32, "uint32");
53
  tdesc_create_reg (feature, "xer", 69, 1, NULL, 32, "uint32");
54
 
55
  feature = tdesc_create_feature (result, "org.gnu.gdb.power.fpu");
56
  tdesc_create_reg (feature, "f0", 32, 1, NULL, 64, "ieee_double");
57
  tdesc_create_reg (feature, "f1", 33, 1, NULL, 64, "ieee_double");
58
  tdesc_create_reg (feature, "f2", 34, 1, NULL, 64, "ieee_double");
59
  tdesc_create_reg (feature, "f3", 35, 1, NULL, 64, "ieee_double");
60
  tdesc_create_reg (feature, "f4", 36, 1, NULL, 64, "ieee_double");
61
  tdesc_create_reg (feature, "f5", 37, 1, NULL, 64, "ieee_double");
62
  tdesc_create_reg (feature, "f6", 38, 1, NULL, 64, "ieee_double");
63
  tdesc_create_reg (feature, "f7", 39, 1, NULL, 64, "ieee_double");
64
  tdesc_create_reg (feature, "f8", 40, 1, NULL, 64, "ieee_double");
65
  tdesc_create_reg (feature, "f9", 41, 1, NULL, 64, "ieee_double");
66
  tdesc_create_reg (feature, "f10", 42, 1, NULL, 64, "ieee_double");
67
  tdesc_create_reg (feature, "f11", 43, 1, NULL, 64, "ieee_double");
68
  tdesc_create_reg (feature, "f12", 44, 1, NULL, 64, "ieee_double");
69
  tdesc_create_reg (feature, "f13", 45, 1, NULL, 64, "ieee_double");
70
  tdesc_create_reg (feature, "f14", 46, 1, NULL, 64, "ieee_double");
71
  tdesc_create_reg (feature, "f15", 47, 1, NULL, 64, "ieee_double");
72
  tdesc_create_reg (feature, "f16", 48, 1, NULL, 64, "ieee_double");
73
  tdesc_create_reg (feature, "f17", 49, 1, NULL, 64, "ieee_double");
74
  tdesc_create_reg (feature, "f18", 50, 1, NULL, 64, "ieee_double");
75
  tdesc_create_reg (feature, "f19", 51, 1, NULL, 64, "ieee_double");
76
  tdesc_create_reg (feature, "f20", 52, 1, NULL, 64, "ieee_double");
77
  tdesc_create_reg (feature, "f21", 53, 1, NULL, 64, "ieee_double");
78
  tdesc_create_reg (feature, "f22", 54, 1, NULL, 64, "ieee_double");
79
  tdesc_create_reg (feature, "f23", 55, 1, NULL, 64, "ieee_double");
80
  tdesc_create_reg (feature, "f24", 56, 1, NULL, 64, "ieee_double");
81
  tdesc_create_reg (feature, "f25", 57, 1, NULL, 64, "ieee_double");
82
  tdesc_create_reg (feature, "f26", 58, 1, NULL, 64, "ieee_double");
83
  tdesc_create_reg (feature, "f27", 59, 1, NULL, 64, "ieee_double");
84
  tdesc_create_reg (feature, "f28", 60, 1, NULL, 64, "ieee_double");
85
  tdesc_create_reg (feature, "f29", 61, 1, NULL, 64, "ieee_double");
86
  tdesc_create_reg (feature, "f30", 62, 1, NULL, 64, "ieee_double");
87
  tdesc_create_reg (feature, "f31", 63, 1, NULL, 64, "ieee_double");
88
  tdesc_create_reg (feature, "fpscr", 70, 1, "float", 32, "int");
89
 
90
  feature = tdesc_create_feature (result, "OEA");
91
  tdesc_create_reg (feature, "sr0", 71, 1, NULL, 32, "int");
92
  tdesc_create_reg (feature, "sr1", 72, 1, NULL, 32, "int");
93
  tdesc_create_reg (feature, "sr2", 73, 1, NULL, 32, "int");
94
  tdesc_create_reg (feature, "sr3", 74, 1, NULL, 32, "int");
95
  tdesc_create_reg (feature, "sr4", 75, 1, NULL, 32, "int");
96
  tdesc_create_reg (feature, "sr5", 76, 1, NULL, 32, "int");
97
  tdesc_create_reg (feature, "sr6", 77, 1, NULL, 32, "int");
98
  tdesc_create_reg (feature, "sr7", 78, 1, NULL, 32, "int");
99
  tdesc_create_reg (feature, "sr8", 79, 1, NULL, 32, "int");
100
  tdesc_create_reg (feature, "sr9", 80, 1, NULL, 32, "int");
101
  tdesc_create_reg (feature, "sr10", 81, 1, NULL, 32, "int");
102
  tdesc_create_reg (feature, "sr11", 82, 1, NULL, 32, "int");
103
  tdesc_create_reg (feature, "sr12", 83, 1, NULL, 32, "int");
104
  tdesc_create_reg (feature, "sr13", 84, 1, NULL, 32, "int");
105
  tdesc_create_reg (feature, "sr14", 85, 1, NULL, 32, "int");
106
  tdesc_create_reg (feature, "sr15", 86, 1, NULL, 32, "int");
107
  tdesc_create_reg (feature, "pvr", 87, 1, NULL, 32, "int");
108
  tdesc_create_reg (feature, "ibat0u", 88, 1, NULL, 32, "int");
109
  tdesc_create_reg (feature, "ibat0l", 89, 1, NULL, 32, "int");
110
  tdesc_create_reg (feature, "ibat1u", 90, 1, NULL, 32, "int");
111
  tdesc_create_reg (feature, "ibat1l", 91, 1, NULL, 32, "int");
112
  tdesc_create_reg (feature, "ibat2u", 92, 1, NULL, 32, "int");
113
  tdesc_create_reg (feature, "ibat2l", 93, 1, NULL, 32, "int");
114
  tdesc_create_reg (feature, "ibat3u", 94, 1, NULL, 32, "int");
115
  tdesc_create_reg (feature, "ibat3l", 95, 1, NULL, 32, "int");
116
  tdesc_create_reg (feature, "dbat0u", 96, 1, NULL, 32, "int");
117
  tdesc_create_reg (feature, "dbat0l", 97, 1, NULL, 32, "int");
118
  tdesc_create_reg (feature, "dbat1u", 98, 1, NULL, 32, "int");
119
  tdesc_create_reg (feature, "dbat1l", 99, 1, NULL, 32, "int");
120
  tdesc_create_reg (feature, "dbat2u", 100, 1, NULL, 32, "int");
121
  tdesc_create_reg (feature, "dbat2l", 101, 1, NULL, 32, "int");
122
  tdesc_create_reg (feature, "dbat3u", 102, 1, NULL, 32, "int");
123
  tdesc_create_reg (feature, "dbat3l", 103, 1, NULL, 32, "int");
124
  tdesc_create_reg (feature, "sdr1", 104, 1, NULL, 32, "int");
125
  tdesc_create_reg (feature, "asr", 105, 1, NULL, 64, "int");
126
  tdesc_create_reg (feature, "dar", 106, 1, NULL, 32, "int");
127
  tdesc_create_reg (feature, "dsisr", 107, 1, NULL, 32, "int");
128
  tdesc_create_reg (feature, "sprg0", 108, 1, NULL, 32, "int");
129
  tdesc_create_reg (feature, "sprg1", 109, 1, NULL, 32, "int");
130
  tdesc_create_reg (feature, "sprg2", 110, 1, NULL, 32, "int");
131
  tdesc_create_reg (feature, "sprg3", 111, 1, NULL, 32, "int");
132
  tdesc_create_reg (feature, "srr0", 112, 1, NULL, 32, "int");
133
  tdesc_create_reg (feature, "srr1", 113, 1, NULL, 32, "int");
134
  tdesc_create_reg (feature, "tbl", 114, 1, NULL, 32, "int");
135
  tdesc_create_reg (feature, "tbu", 115, 1, NULL, 32, "int");
136
  tdesc_create_reg (feature, "dec", 116, 1, NULL, 32, "int");
137
  tdesc_create_reg (feature, "dabr", 117, 1, NULL, 32, "int");
138
  tdesc_create_reg (feature, "ear", 118, 1, NULL, 32, "int");
139
 
140
  feature = tdesc_create_feature (result, "602");
141
  tdesc_create_reg (feature, "hid0", 119, 1, NULL, 32, "int");
142
  tdesc_create_reg (feature, "hid1", 120, 1, NULL, 32, "int");
143
  tdesc_create_reg (feature, "iabr", 121, 1, NULL, 32, "int");
144
  tdesc_create_reg (feature, "tcr", 124, 1, NULL, 32, "int");
145
  tdesc_create_reg (feature, "ibr", 125, 1, NULL, 32, "int");
146
  tdesc_create_reg (feature, "esasrr", 126, 1, NULL, 32, "int");
147
  tdesc_create_reg (feature, "sebr", 127, 1, NULL, 32, "int");
148
  tdesc_create_reg (feature, "ser", 128, 1, NULL, 32, "int");
149
  tdesc_create_reg (feature, "sp", 129, 1, NULL, 32, "int");
150
  tdesc_create_reg (feature, "lt", 130, 1, NULL, 32, "int");
151
 
152
  tdesc_powerpc_602 = result;
153
}

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.