OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [gdb/] [regformats/] [reg-xtensa.dat] - Blame information for rev 866

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
name:xtensa
2
expedite:pc,windowbase,windowstart
3
32:pc
4
32:ar0
5
32:ar1
6
32:ar2
7
32:ar3
8
32:ar4
9
32:ar5
10
32:ar6
11
32:ar7
12
32:ar8
13
32:ar9
14
32:ar10
15
32:ar11
16
32:ar12
17
32:ar13
18
32:ar14
19
32:ar15
20
32:ar16
21
32:ar17
22
32:ar18
23
32:ar19
24
32:ar20
25
32:ar21
26
32:ar22
27
32:ar23
28
32:ar24
29
32:ar25
30
32:ar26
31
32:ar27
32
32:ar28
33
32:ar29
34
32:ar30
35
32:ar31
36
32:ar32
37
32:ar33
38
32:ar34
39
32:ar35
40
32:ar36
41
32:ar37
42
32:ar38
43
32:ar39
44
32:ar40
45
32:ar41
46
32:ar42
47
32:ar43
48
32:ar44
49
32:ar45
50
32:ar46
51
32:ar47
52
32:ar48
53
32:ar49
54
32:ar50
55
32:ar51
56
32:ar52
57
32:ar53
58
32:ar54
59
32:ar55
60
32:ar56
61
32:ar57
62
32:ar58
63
32:ar59
64
32:ar60
65
32:ar61
66
32:ar62
67
32:ar63
68
32:lbeg
69
32:lend
70
32:lcount
71
32:sar
72
32:litbase
73
32:windowbase
74
32:windowstart
75
32:sr176
76
32:sr208
77
32:ps

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.