OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [opcodes/] [i386-init.h] - Blame information for rev 853

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn 
/* This file is automatically generated by i386-gen.  Do not edit!  */
2 225 jeremybenn 
/* Copyright 2007, 2008, 2009
3 
   Free Software Foundation, Inc.
4 24 jeremybenn 
 
5 
   This file is part of the GNU opcodes library.
6 
 
7 
   This library is free software; you can redistribute it and/or modify
8 
   it under the terms of the GNU General Public License as published by
9 
   the Free Software Foundation; either version 3, or (at your option)
10 
   any later version.
11 
 
12 
   It is distributed in the hope that it will be useful, but WITHOUT
13 
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
14 
   or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public
15 
   License for more details.
16 
 
17 
   You should have received a copy of the GNU General Public License
18 
   along with this program; if not, write to the Free Software
19 
   Foundation, Inc., 51 Franklin Street - Fifth Floor, Boston,
20 
   MA 02110-1301, USA.  */
21 
 
22 
#define CPU_UNKNOWN_FLAGS \
23 
  { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,  \
24 225 jeremybenn 
      1, 1, 1, 1, 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0,  \
25 
      1, 1 } }
26 24 jeremybenn 
 
27 
#define CPU_GENERIC32_FLAGS \
28 
  { { 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
29 225 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
30 
      0, 0 } }
31 24 jeremybenn 
 
32 
#define CPU_GENERIC64_FLAGS \
33 225 jeremybenn 
  { { 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0,  \
34 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,  \
35 
      0, 0 } }
36 24 jeremybenn 
 
37 
#define CPU_NONE_FLAGS \
38 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
39 225 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
40 
      0, 0 } }
41 24 jeremybenn 
 
42 
#define CPU_I186_FLAGS \
43 
  { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
44 225 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
45 
      0, 0 } }
46 24 jeremybenn 
 
47 
#define CPU_I286_FLAGS \
48 
  { { 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
49 225 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
50 
      0, 0 } }
51 24 jeremybenn 
 
52 
#define CPU_I386_FLAGS \
53 
  { { 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
54 225 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
55 
      0, 0 } }
56 24 jeremybenn 
 
57 
#define CPU_I486_FLAGS \
58 
  { { 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
59 225 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
60 
      0, 0 } }
61 24 jeremybenn 
 
62 
#define CPU_I586_FLAGS \
63 225 jeremybenn 
  { { 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
64 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
65 
      0, 0 } }
66 24 jeremybenn 
 
67 
#define CPU_I686_FLAGS \
68 225 jeremybenn 
  { { 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0,  \
69 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
70 
      0, 0 } }
71 24 jeremybenn 
 
72 
#define CPU_P2_FLAGS \
73 225 jeremybenn 
  { { 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0,  \
74 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
75 
      0, 0 } }
76 24 jeremybenn 
 
77 
#define CPU_P3_FLAGS \
78 225 jeremybenn 
  { { 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0,  \
79 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
80 
      0, 0 } }
81 24 jeremybenn 
 
82 
#define CPU_P4_FLAGS \
83 225 jeremybenn 
  { { 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0,  \
84 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
85 
      0, 0 } }
86 24 jeremybenn 
 
87 
#define CPU_NOCONA_FLAGS \
88 225 jeremybenn 
  { { 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0,  \
89 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,  \
90 
      0, 0 } }
91 24 jeremybenn 
 
92 
#define CPU_CORE_FLAGS \
93 225 jeremybenn 
  { { 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0,  \
94 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
95 
      0, 0 } }
96 24 jeremybenn 
 
97 
#define CPU_CORE2_FLAGS \
98 225 jeremybenn 
  { { 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0,  \
99 
      0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,  \
100 
      0, 0 } }
101 24 jeremybenn 
 
102 225 jeremybenn 
#define CPU_COREI7_FLAGS \
103 
  { { 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 1, 0,  \
104 
      0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,  \
105 
      0, 0 } }
106 
 
107 24 jeremybenn 
#define CPU_K6_FLAGS \
108 225 jeremybenn 
  { { 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0,  \
109 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
110 
      0, 0 } }
111 24 jeremybenn 
 
112 
#define CPU_K6_2_FLAGS \
113 225 jeremybenn 
  { { 1, 1, 1, 1, 1, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0,  \
114 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
115 
      0, 0 } }
116 24 jeremybenn 
 
117 
#define CPU_ATHLON_FLAGS \
118 225 jeremybenn 
  { { 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 0, 1, 0, 0, 1, 1, 0, 0,  \
119 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
120 
      0, 0 } }
121 24 jeremybenn 
 
122 
#define CPU_K8_FLAGS \
123 225 jeremybenn 
  { { 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 0, 1, 1, 1, 1, 1, 0, 0,  \
124 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,  \
125 
      0, 0 } }
126 24 jeremybenn 
 
127 
#define CPU_AMDFAM10_FLAGS \
128 225 jeremybenn 
  { { 1, 1, 1, 1, 1, 1, 0, 1, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0,  \
129 
      0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0,  \
130 
      0, 0 } }
131 24 jeremybenn 
 
132 225 jeremybenn 
#define CPU_8087_FLAGS \
133 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
134 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
135 
      0, 0 } }
136 
 
137 
#define CPU_287_FLAGS \
138 24 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
139 225 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
140 
      0, 0 } }
141 24 jeremybenn 
 
142 225 jeremybenn 
#define CPU_387_FLAGS \
143 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
144 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
145 
      0, 0 } }
146 
 
147 
#define CPU_ANY87_FLAGS \
148 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0,  \
149 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
150 
      0, 0 } }
151 
 
152 
#define CPU_CLFLUSH_FLAGS \
153 
  { { 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
154 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
155 
      0, 0 } }
156 
 
157 
#define CPU_SYSCALL_FLAGS \
158 
  { { 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
159 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
160 
      0, 0 } }
161 
 
162 
#define CPU_MMX_FLAGS \
163 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,  \
164 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
165 
      0, 0 } }
166 
 
167 24 jeremybenn 
#define CPU_SSE_FLAGS \
168 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0,  \
169 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
170 
      0, 0 } }
171 24 jeremybenn 
 
172 
#define CPU_SSE2_FLAGS \
173 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0,  \
174 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
175 
      0, 0 } }
176 24 jeremybenn 
 
177 
#define CPU_SSE3_FLAGS \
178 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0,  \
179 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
180 
      0, 0 } }
181 24 jeremybenn 
 
182 
#define CPU_SSSE3_FLAGS \
183 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0,  \
184 
      0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
185 
      0, 0 } }
186 24 jeremybenn 
 
187 
#define CPU_SSE4_1_FLAGS \
188 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0,  \
189 
      0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
190 
      0, 0 } }
191 24 jeremybenn 
 
192 
#define CPU_SSE4_2_FLAGS \
193 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0,  \
194 
      0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
195 
      0, 0 } }
196 24 jeremybenn 
 
197 225 jeremybenn 
#define CPU_ANY_SSE_FLAGS \
198 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 1, 0,  \
199 
      0, 0, 0, 1, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
200 
      0, 0 } }
201 
 
202 24 jeremybenn 
#define CPU_VMX_FLAGS \
203 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
204 
      0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
205 
      0, 0 } }
206 24 jeremybenn 
 
207 
#define CPU_SMX_FLAGS \
208 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
209 
      0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
210 
      0, 0 } }
211 24 jeremybenn 
 
212 
#define CPU_XSAVE_FLAGS \
213 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
214 225 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
215 
      0, 0 } }
216 24 jeremybenn 
 
217 225 jeremybenn 
#define CPU_AES_FLAGS \
218 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0,  \
219 
      0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0,  \
220 
      0, 0 } }
221 
 
222 
#define CPU_PCLMUL_FLAGS \
223 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0,  \
224 
      0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0,  \
225 
      0, 0 } }
226 
 
227 
#define CPU_FMA_FLAGS \
228 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0,  \
229 
      0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0,  \
230 
      0, 0 } }
231 
 
232 
#define CPU_FMA4_FLAGS \
233 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0,  \
234 
      0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0,  \
235 
      0, 0 } }
236 
 
237 
#define CPU_MOVBE_FLAGS \
238 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
239 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,  \
240 
      0, 0 } }
241 
 
242 
#define CPU_RDTSCP_FLAGS \
243 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
244 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,  \
245 
      0, 0 } }
246 
 
247 
#define CPU_EPT_FLAGS \
248 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
249 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,  \
250 
      0, 0 } }
251 
 
252 24 jeremybenn 
#define CPU_3DNOW_FLAGS \
253 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0,  \
254 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
255 
      0, 0 } }
256 24 jeremybenn 
 
257 
#define CPU_3DNOWA_FLAGS \
258 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0,  \
259 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
260 
      0, 0 } }
261 24 jeremybenn 
 
262 
#define CPU_PADLOCK_FLAGS \
263 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,  \
264 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
265 
      0, 0 } }
266 24 jeremybenn 
 
267 
#define CPU_SVME_FLAGS \
268 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
269 
      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
270 
      0, 0 } }
271 24 jeremybenn 
 
272 
#define CPU_SSE4A_FLAGS \
273 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0,  \
274 
      0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
275 
      0, 0 } }
276 24 jeremybenn 
 
277 
#define CPU_ABM_FLAGS \
278 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
279 225 jeremybenn 
      0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
280 
      0, 0 } }
281 24 jeremybenn 
 
282 225 jeremybenn 
#define CPU_AVX_FLAGS \
283 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, 0, 1, 0,  \
284 
      0, 0, 0, 1, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
285 
      0, 0 } }
286 24 jeremybenn 
 
287 225 jeremybenn 
#define CPU_ANY_AVX_FLAGS \
288 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
289 
      0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,  \
290 
      0, 0 } }
291 24 jeremybenn 
 
292 225 jeremybenn 
#define CPU_L1OM_FLAGS \
293 
  { { 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,  \
294 
      1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 0,  \
295 
      1, 1 } }
296 
 
297 
 
298 24 jeremybenn 
#define OPERAND_TYPE_NONE \
299 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
300 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
301 225 jeremybenn 
      0, 0, 0, 0, 0 } }
302 24 jeremybenn 
 
303 
#define OPERAND_TYPE_REG8 \
304 
  { { 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
305 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
306 225 jeremybenn 
      0, 0, 0, 0, 0 } }
307 24 jeremybenn 
 
308 
#define OPERAND_TYPE_REG16 \
309 
  { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
310 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
311 225 jeremybenn 
      0, 0, 0, 0, 0 } }
312 24 jeremybenn 
 
313 
#define OPERAND_TYPE_REG32 \
314 
  { { 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
315 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
316 225 jeremybenn 
      0, 0, 0, 0, 0 } }
317 24 jeremybenn 
 
318 
#define OPERAND_TYPE_REG64 \
319 
  { { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
320 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
321 225 jeremybenn 
      0, 0, 0, 0, 0 } }
322 24 jeremybenn 
 
323 
#define OPERAND_TYPE_IMM1 \
324 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, \
325 24 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
326 225 jeremybenn 
      0, 0, 0, 0, 0 } }
327 24 jeremybenn 
 
328 
#define OPERAND_TYPE_IMM8 \
329 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, \
330 24 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
331 225 jeremybenn 
      0, 0, 0, 0, 0 } }
332 24 jeremybenn 
 
333 
#define OPERAND_TYPE_IMM8S \
334 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, \
335 24 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
336 225 jeremybenn 
      0, 0, 0, 0, 0 } }
337 24 jeremybenn 
 
338 
#define OPERAND_TYPE_IMM16 \
339 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \
340 24 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
341 225 jeremybenn 
      0, 0, 0, 0, 0 } }
342 24 jeremybenn 
 
343 
#define OPERAND_TYPE_IMM32 \
344 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, \
345 24 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
346 225 jeremybenn 
      0, 0, 0, 0, 0 } }
347 24 jeremybenn 
 
348 
#define OPERAND_TYPE_IMM32S \
349 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, \
350 24 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
351 225 jeremybenn 
      0, 0, 0, 0, 0 } }
352 24 jeremybenn 
 
353 
#define OPERAND_TYPE_IMM64 \
354 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \
355 24 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
356 225 jeremybenn 
      0, 0, 0, 0, 0 } }
357 24 jeremybenn 
 
358 
#define OPERAND_TYPE_BASEINDEX \
359 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
360 225 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
361 
      0, 0, 0, 0, 0 } }
362 24 jeremybenn 
 
363 
#define OPERAND_TYPE_DISP8 \
364 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
365 
      1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
366 
      0, 0, 0, 0, 0 } }
367 24 jeremybenn 
 
368 
#define OPERAND_TYPE_DISP16 \
369 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
370 225 jeremybenn 
      0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
371 
      0, 0, 0, 0, 0 } }
372 24 jeremybenn 
 
373 
#define OPERAND_TYPE_DISP32 \
374 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
375 225 jeremybenn 
      0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
376 
      0, 0, 0, 0, 0 } }
377 24 jeremybenn 
 
378 
#define OPERAND_TYPE_DISP32S \
379 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
380 225 jeremybenn 
      0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
381 
      0, 0, 0, 0, 0 } }
382 24 jeremybenn 
 
383 
#define OPERAND_TYPE_DISP64 \
384 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
385 225 jeremybenn 
      0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
386 
      0, 0, 0, 0, 0 } }
387 24 jeremybenn 
 
388 
#define OPERAND_TYPE_INOUTPORTREG \
389 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
390 225 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
391 
      0, 0, 0, 0, 0 } }
392 24 jeremybenn 
 
393 
#define OPERAND_TYPE_SHIFTCOUNT \
394 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
395 225 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
396 
      0, 0, 0, 0, 0 } }
397 24 jeremybenn 
 
398 
#define OPERAND_TYPE_CONTROL \
399 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
400 24 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
401 225 jeremybenn 
      0, 0, 0, 0, 0 } }
402 24 jeremybenn 
 
403 
#define OPERAND_TYPE_TEST \
404 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
405 24 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
406 225 jeremybenn 
      0, 0, 0, 0, 0 } }
407 24 jeremybenn 
 
408 
#define OPERAND_TYPE_DEBUG \
409 
  { { 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
410 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
411 225 jeremybenn 
      0, 0, 0, 0, 0 } }
412 24 jeremybenn 
 
413 
#define OPERAND_TYPE_FLOATREG \
414 
  { { 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
415 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
416 225 jeremybenn 
      0, 0, 0, 0, 0 } }
417 24 jeremybenn 
 
418 
#define OPERAND_TYPE_FLOATACC \
419 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
420 225 jeremybenn 
      0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
421 
      0, 0, 0, 0, 0 } }
422 24 jeremybenn 
 
423 
#define OPERAND_TYPE_SREG2 \
424 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, \
425 24 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
426 225 jeremybenn 
      0, 0, 0, 0, 0 } }
427 24 jeremybenn 
 
428 
#define OPERAND_TYPE_SREG3 \
429 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, \
430 24 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
431 225 jeremybenn 
      0, 0, 0, 0, 0 } }
432 24 jeremybenn 
 
433 
#define OPERAND_TYPE_ACC \
434 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
435 225 jeremybenn 
      0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
436 
      0, 0, 0, 0, 0 } }
437 24 jeremybenn 
 
438 
#define OPERAND_TYPE_JUMPABSOLUTE \
439 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
440 225 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
441 
      0, 0, 0, 0, 0 } }
442 24 jeremybenn 
 
443 
#define OPERAND_TYPE_REGMMX \
444 
  { { 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
445 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
446 225 jeremybenn 
      0, 0, 0, 0, 0 } }
447 24 jeremybenn 
 
448 
#define OPERAND_TYPE_REGXMM \
449 
  { { 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
450 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
451 225 jeremybenn 
      0, 0, 0, 0, 0 } }
452 24 jeremybenn 
 
453 225 jeremybenn 
#define OPERAND_TYPE_REGYMM \
454 
  { { 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
455 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
456 
      0, 0, 0, 0, 0 } }
457 
 
458 24 jeremybenn 
#define OPERAND_TYPE_ESSEG \
459 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
460 225 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, \
461 
      0, 0, 0, 0, 0 } }
462 24 jeremybenn 
 
463 
#define OPERAND_TYPE_ACC32 \
464 
  { { 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
465 225 jeremybenn 
      0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, \
466 
      0, 0, 0, 0, 0 } }
467 24 jeremybenn 
 
468 
#define OPERAND_TYPE_ACC64 \
469 
  { { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
470 225 jeremybenn 
      0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, \
471 
      0, 0, 0, 0, 0 } }
472 24 jeremybenn 
 
473 
#define OPERAND_TYPE_INOUTPORTREG \
474 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
475 225 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
476 
      0, 0, 0, 0, 0 } }
477 24 jeremybenn 
 
478 
#define OPERAND_TYPE_REG16_INOUTPORTREG \
479 
  { { 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
480 225 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
481 
      0, 0, 0, 0, 0 } }
482 24 jeremybenn 
 
483 
#define OPERAND_TYPE_DISP16_32 \
484 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
485 225 jeremybenn 
      0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
486 
      0, 0, 0, 0, 0 } }
487 24 jeremybenn 
 
488 
#define OPERAND_TYPE_ANYDISP \
489 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
490 
      1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
491 
      0, 0, 0, 0, 0 } }
492 24 jeremybenn 
 
493 
#define OPERAND_TYPE_IMM16_32 \
494 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, \
495 24 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
496 225 jeremybenn 
      0, 0, 0, 0, 0 } }
497 24 jeremybenn 
 
498 
#define OPERAND_TYPE_IMM16_32S \
499 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, \
500 24 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
501 225 jeremybenn 
      0, 0, 0, 0, 0 } }
502 24 jeremybenn 
 
503 
#define OPERAND_TYPE_IMM16_32_32S \
504 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 0, \
505 24 jeremybenn 
      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
506 225 jeremybenn 
      0, 0, 0, 0, 0 } }
507 24 jeremybenn 
 
508 
#define OPERAND_TYPE_IMM32_32S_DISP32 \
509 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, \
510 
      0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
511 
      0, 0, 0, 0, 0 } }
512 24 jeremybenn 
 
513 
#define OPERAND_TYPE_IMM64_DISP64 \
514 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, \
515 
      0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
516 
      0, 0, 0, 0, 0 } }
517 24 jeremybenn 
 
518 
#define OPERAND_TYPE_IMM32_32S_64_DISP32 \
519 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, \
520 
      0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
521 
      0, 0, 0, 0, 0 } }
522 24 jeremybenn 
 
523 
#define OPERAND_TYPE_IMM32_32S_64_DISP32_64 \
524 225 jeremybenn 
  { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, \
525 
      0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, \
526 
      0, 0, 0, 0, 0 } }

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.