OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [common/] [gdbinit.in] - Blame information for rev 868

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
break sim_io_error
2
break sim_core_signal
3
@cgen_breaks@
4
 
5
define dump
6
set sim_debug_dump ()
7
end
8
 
9
document dump
10
Dump cpu and simulator registers for debugging the simulator.
11
Requires the simulator to provide function sim_debug_dump.
12
end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.