OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [common/] [sim-basics.h] - Blame information for rev 840

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
/* The common simulator framework for GDB, the GNU Debugger.
2
 
3
   Copyright 2002, 2004, 2007, 2008 Free Software Foundation, Inc.
4
 
5
   Contributed by Andrew Cagney and Red Hat.
6
 
7
   This file is part of GDB.
8
 
9
   This program is free software; you can redistribute it and/or modify
10
   it under the terms of the GNU General Public License as published by
11
   the Free Software Foundation; either version 3 of the License, or
12
   (at your option) any later version.
13
 
14
   This program is distributed in the hope that it will be useful,
15
   but WITHOUT ANY WARRANTY; without even the implied warranty of
16
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
17
   GNU General Public License for more details.
18
 
19
   You should have received a copy of the GNU General Public License
20
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
21
 
22
 
23
#ifndef _SIM_BASICS_H_
24
#define _SIM_BASICS_H_
25
 
26
 
27
/* Basic configuration */
28
 
29
#ifdef HAVE_CONFIG_H
30
#include "cconfig.h"
31
#endif
32
 
33
/* Basic host dependant mess - hopefully <stdio.h> + <stdarg.h> will
34
   bring potential conflicts out in the open */
35
 
36
#include <stdarg.h>
37
#include <stdio.h>
38
#include <setjmp.h>
39
 
40
#ifdef __CYGWIN32__
41
extern int vasprintf (char **result, const char *format, va_list args);
42
extern int asprintf (char **result, const char *format, ...);
43
#endif
44
 
45
 
46
#ifndef NULL
47
#define NULL 0
48
#endif
49
 
50
 
51
 
52
/* Some versions of GCC include an attribute operator, define it */
53
 
54
#if !defined (__attribute__)
55
#if (!defined(__GNUC__) || (__GNUC__ < 2) || (__GNUC__ == 2 && __GNUC_MINOR__ < 6))
56
#define __attribute__(arg)
57
#endif
58
#endif
59
 
60
 
61
/* Global types that code manipulates */
62
 
63
typedef struct _device device;
64
struct hw;
65
struct _sim_fpu;
66
 
67
 
68
/* Generic address space (maps) and access attributes */
69
 
70
enum {
71
  read_map = 0,
72
  write_map = 1,
73
  exec_map = 2,
74
  io_map = 3,
75
  nr_maps = 32, /* something small */
76
};
77
 
78
enum {
79
  access_invalid = 0,
80
  access_read = 1 << read_map,
81
  access_write = 1 << write_map,
82
  access_exec = 1 << exec_map,
83
  access_io = 1 << io_map,
84
};
85
 
86
enum {
87
  access_read_write = (access_read | access_write),
88
  access_read_exec = (access_read | access_exec),
89
  access_write_exec = (access_write | access_exec),
90
  access_read_write_exec = (access_read | access_write | access_exec),
91
  access_read_io = (access_read | access_io),
92
  access_write_io = (access_write | access_io),
93
  access_read_write_io = (access_read | access_write | access_io),
94
  access_exec_io = (access_exec | access_io),
95
  access_read_exec_io = (access_read | access_exec | access_io),
96
  access_write_exec_io = (access_write | access_exec | access_io),
97
  access_read_write_exec_io = (access_read | access_write | access_exec | access_io),
98
};
99
 
100
 
101
/* disposition of an object when things are reset */
102
 
103
typedef enum {
104
  permenant_object,
105
  temporary_object,
106
} object_disposition;
107
 
108
 
109
/* Memory transfer types */
110
 
111
typedef enum _transfer_type {
112
  read_transfer,
113
  write_transfer,
114
} transfer_type;
115
 
116
 
117
/* directions */
118
 
119
typedef enum {
120
  bidirect_port,
121
  input_port,
122
  output_port,
123
} port_direction;
124
 
125
 
126
 
127
/* Basic definitions - ordered so that nothing calls what comes after it.  */
128
 
129
/* FIXME: conditionalizing tconfig.h on HAVE_CONFIG_H seems wrong.  */
130
#ifdef HAVE_CONFIG_H
131
#include "tconfig.h"
132
#endif
133
 
134
#include "ansidecl.h"
135
#include "gdb/callback.h"
136
#include "gdb/remote-sim.h"
137
 
138
#include "sim-config.h"
139
 
140
#include "sim-inline.h"
141
 
142
#include "sim-types.h"
143
#include "sim-bits.h"
144
#include "sim-endian.h"
145
#include "sim-signal.h"
146
#include "sim-arange.h"
147
 
148
#include "sim-utils.h"
149
 
150
/* Note: Only the simpler interfaces are defined here.  More heavy
151
   weight objects, such as core and events, are defined in the more
152
   serious sim-base.h header. */
153
 
154
#endif /* _SIM_BASICS_H_ */

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.