OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [igen/] [ld-cache.h] - Blame information for rev 840

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
/* The IGEN simulator generator for GDB, the GNU Debugger.
2
 
3
   Copyright 2002, 2007, 2008 Free Software Foundation, Inc.
4
 
5
   Contributed by Andrew Cagney.
6
 
7
   This file is part of GDB.
8
 
9
   This program is free software; you can redistribute it and/or modify
10
   it under the terms of the GNU General Public License as published by
11
   the Free Software Foundation; either version 3 of the License, or
12
   (at your option) any later version.
13
 
14
   This program is distributed in the hope that it will be useful,
15
   but WITHOUT ANY WARRANTY; without even the implied warranty of
16
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
17
   GNU General Public License for more details.
18
 
19
   You should have received a copy of the GNU General Public License
20
   along with this program.  If not, see <http://www.gnu.org/licenses/>.  */
21
 
22
 
23
 
24
/* For backward compatibility only - load a standalone cache macro table */
25
 
26
/* Instruction unpacking:
27
 
28
   Once the instruction has been decoded, the register (and other)
29
   fields within the instruction need to be extracted.
30
 
31
   The table that follows determines how each field should be treated.
32
   Importantly it considers the case where the extracted field is to
33
   be used immediatly or stored in an instruction cache.
34
 
35
   <type>
36
 
37
   Indicates what to do with the cache entry.  If a cache is to be
38
   used.  SCRATCH and CACHE values are defined when a cache entry is
39
   being filled while CACHE and COMPUTE values are defined in the
40
   semantic code.
41
 
42
   Zero marks the end of the table.  More importantly 1. indicates
43
   that the entry is valid and can be cached. 2. indicates that that
44
   the entry is valid but can not be cached.
45
 
46
   <field_name>
47
 
48
   The field name as given in the instruction spec.
49
 
50
   <derived_name>
51
 
52
   A new name for <field_name> once it has been extracted from the
53
   instruction (and possibly stored in the instruction cache).
54
 
55
   <type>
56
 
57
   String specifying the storage type for <new_name> (the extracted
58
   field>.
59
 
60
   <expression>
61
 
62
   Specifies how to get <new_name> from <old_name>.  If null, old and
63
   new name had better be the same. */
64
 
65
 
66
extern cache_entry *load_cache_table (char *file_name);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.