OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [iq2000/] [ChangeLog] - Blame information for rev 840

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
2006-12-21  Hans-Peter Nilsson  
2
 
3
        * acconfig.h: Remove.
4
        * config.in: Regenerate.
5
 
6
2006-06-13  Richard Earnshaw  
7
 
8
        * configure: Regenerated.
9
 
10
2006-06-05  Daniel Jacobowitz  
11
 
12
        * configure: Regenerated.
13
 
14
2006-05-31  Daniel Jacobowitz  
15
 
16
        * configure: Regenerated.
17
 
18
2005-03-23  Mark Kettenis  
19
 
20
        * configure: Regenerate.
21
 
22
2005-02-21  Corinna Vinschen  
23
 
24
        * iq2000.c: Eliminate need to include gdb/sim-iq2000.h.
25
 
26
2005-02-18  Corinna Vinschen  
27
 
28
        * configure.ac: Rename from configure.in and pull up to autoconf 2.59.
29
        * configure: Regenerate.
30
 
31
2002-03-18  Jeff Johnston  
32
 
33
        * sem-switch.c: Regenerated.
34
        * sem.c: Ditto.
35
 
36
2002-01-28  Jeff Johnston  
37
 
38
        * arch.c: Regenerated.
39
        * arch.h: Ditto.
40
        * cpu.c: Ditto.
41
        * cpu.h: Ditto.
42
        * cpuall.h: Ditto.
43
        * decode.c: Ditto.
44
        * decode.h: Ditto.
45
        * model.c: Ditto.
46
        * sem-switch.c: Ditto.
47
        * sem.c: Ditto.
48
 
49
2001-11-16  Jeff Johnston  
50
 
51
        * decode.c: Regenerated after putting orui into machine-specific
52
        files.
53
        * decode.h: Ditto.
54
        * model.c: Ditto.
55
        * sem-switch.c: Ditto.
56
        * sem.c: Ditto.
57
 
58
2001-11-13  Jeff Johnston  
59
 
60
        * cpu.h: Regenerated after changing jump and branch operands
61
        so that no bit masking is performed.
62
        * decode.c: Ditto.
63
        * iq2000.c (get_h_pc): Change to return h_pc directly.
64
        (set_h_pc): Change to always set the insn mask bit.
65
        * sim-if.c (iq2000bf_disassemble_insn): Change to pass the
66
        pc untouched.
67
        (sim_create_inferior): Changed so starting address is taken
68
        directly from link.  If not specified, start address is
69
 
70
 
71
2001-11-08  Jeff Johnston  
72
 
73
        * cpu.h: Regenerated after making jump operand UINT.
74
        * decode.c: Ditto.
75
 
76
2001-10-31  Jeff Johnston  
77
 
78
        * sem-switch.c: Regenerated after fixing lb, lbu, lh, lw,
79
        sb, sh, and sw insns handling of offset operand.
80
        * sem.c: Ditto.
81
 
82
2001-10-30  Jeff Johnston  
83
 
84
        * cpu.c: Regenerated.
85
        * cpu.h: Ditto.
86
        * decode.c: Ditto.
87
        * sem-switch.c: Ditto.
88
        * sem.c: Ditto.
89
        * iq2000.c (get_h_pc): New routine.
90
        (set_h_pc): Ditto.
91
        (fetch_str): Translate cpu data addresses to data area.
92
        (do_syscall): Ditto.
93
        (iq2000bf_fetch_register): Use get_h_pc.
94
        (iq2000bf_store_register): Use set_h_pc.
95
        * mloop.in: Change all calls to GETIMEMxxx to use CPU2INSN
96
        on the pc value passed first.
97
        * sim-if.c (iq2000bf_disassemble_insn): New function.
98
        (sim_open): Add extra memory region for insn memory vs data memory.
99
        Also change disassembler to be iq2000bf_disassemble_insn.
100
        (sim_create_inferior): Translate start address using INSN2CPU macro.
101
        * sim-main.h (CPU2INSN, CPU2DATA, INSN2CPU, DATA2CPU): New macros
102
        to translate between Harvard and cpu addresses.
103
 
104
2001-10-26  Jeff Johnston  
105
 
106
        * sem-switch.c: Regenerated after reverting addiu
107
        change.
108
        * sem.c: Ditto.
109
 
110
2001-10-25  Jeff Johnston  
111
 
112
        * Makefile.in: Add -UHAVE_CPU_IQ10 for time-being until
113
        iq10 simulator merged here.
114
        * cpu.h: Regenerated after fixing addiu insn.
115
        * cpuall.h: Ditto.
116
        * decode.c: Ditto.
117
        * decode.h: Ditto.
118
        * model.c: Ditto.
119
        * sem-switch.c: Ditto.
120
        * sem.c: Ditto.
121
 
122
2001-09-12  Stan Cox  
123
 
124
        * iq2000/{cpu.c, cpu.h, decode.c, decode.h, model.c, sem-switch.c,
125
        sem.c}: Regen'd.
126
        * iq2000.c (do_syscall): Support system traps.
127
 
128
2001-07-05  Ben Elliston  
129
 
130
        * Makefile.in (stamp-arch): Use $(CGEN_CPU_DIR).
131
        (stamp-cpu): Likewise.
132
 
133
2001-04-02  Ben Elliston  
134
 
135
        * arch.c, arch.h: Regnerate to track recent cgen improvements.
136
        * cpu.c, cpu.h, cpuall.h, decode.c, decode.h: Likewise.
137
        * model.c, sem-switch.c, sem.c: Likewise.
138
 
139
2001-01-22  Ben Elliston  
140
 
141
        * cpu.h, decode.c, decode.h, model.c: Regenerate.
142
        * sem.c, sem-switch.c: Likewise.
143
 
144
        * arch.c, arch.h, cpu.c, cpu.h, cpuall.h: Regenerate.
145
        * decode.c, decode.h, model.c, sem.c, sem-switch.c: Likewise.
146
 
147
2000-07-05  Ben Elliston  
148
 
149
        * configure: Regenerated to track ../common/aclocal.m4 changes.
150
 
151
2000-07-04  Ben Elliston  
152
 
153
        * sem.c, sem-switch.c: Regenerate.
154
 
155
        * iq2000.c (do_break): Use sim_engine_halt ().
156
        * arch.c, decode.c, decode.h, sem.c, sem-switch.c: Regenerate.
157
 
158
2000-07-03  Ben Elliston  
159
 
160
        * iq2000.c (do_syscall): Examine syscall register (nominally %11).
161
        (do_break): Handle breakpoints.
162
        * tconfig.in (SIM_HAVE_BREAKPOINTS): Define.
163
        (SIM_BREAKPOINT, SIM_BREAKPOINT_SIZE): Likewise.
164
 
165
2000-06-29  Andrew Cagney  
166
 
167
        * iq2000.c (iq2000bf_fetch_register): Implement.
168
        (iq2000bf_store_register): Ditto.
169
 
170
2000-05-17  Ben Elliston  
171
 
172
        * mloop.in (extract-simple, extract-scache): Use SEM_SKIP_COMPILE
173
        to set the skip count for the (skip ..) rtx.
174
        (extract-pbb): Likewise.
175
        (extract-pbb): Include the delay slot instruction of all CTI
176
        instructions in the pbb, not just those that may nullify their
177
        delay slot (eg. likely branches).
178
 
179
        * sem.c, sem-switch.c: Regenerate.
180
 
181
2000-05-16  Ben Elliston  
182
 
183
        * arch.c, cpu.c, cpu.h, decode.c, decode.h: Regenerate.
184
        * sem.c, sem-switch.c: Likewise.
185
        * mloop.in (extract-pbb): Prohibit branch instructions in the
186
        delay slot of branch likely instructions.
187
 
188
2000-05-16  Ben Elliston  
189
 
190
        * Makefile.in: New file.
191
        * configure.in: Ditto.
192
        * acconfig.h: Ditto.
193
        * config.in, configure: Generate.
194
        * arch.c, arch.h, cpu.c, cpu.h, cpuall.h: Ditto.
195
        * decode.c, decode.h: Ditto.
196
        * model.c, sem-switch.c, sem.c: Ditto.
197
        * mloop.in: New file.
198
        * iq2000.c: Ditto.
199
        * iq2000-sim.h: Ditto.
200
        * sim-if.c: Ditto.
201
        * sim-main.h: Ditto.
202
        * tconfig.in: Ditto

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.