OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [iq2000/] [Makefile.in] - Blame information for rev 840

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 131 jeremybenn
# Makefile template for Configure for the IQ2000 simulator
2
# Copyright (C) 1998, 2007, 2008 Free Software Foundation, Inc.
3
# Contributed by Cygnus Support.
4
#
5
# This program is free software; you can redistribute it and/or modify
6
# it under the terms of the GNU General Public License as published by
7
# the Free Software Foundation; either version 3 of the License, or
8
# (at your option) any later version.
9
#
10
# This program is distributed in the hope that it will be useful,
11
# but WITHOUT ANY WARRANTY; without even the implied warranty of
12
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
13
# GNU General Public License for more details.
14
#
15
# You should have received a copy of the GNU General Public License
16
# along with this program.  If not, see .
17
 
18
## COMMON_PRE_CONFIG_FRAG
19
 
20
IQ2000_OBJS = iq2000.o cpu.o decode.o sem.o model.o mloop.o
21
 
22
CONFIG_DEVICES = dv-sockser.o
23
CONFIG_DEVICES =
24
 
25
SIM_OBJS = \
26
        $(SIM_NEW_COMMON_OBJS) \
27
        sim-cpu.o \
28
        sim-hload.o \
29
        sim-hrw.o \
30
        sim-model.o \
31
        sim-reg.o \
32
        cgen-utils.o cgen-trace.o cgen-scache.o \
33
        cgen-run.o sim-reason.o sim-engine.o sim-stop.o \
34
        sim-if.o arch.o \
35
        $(IQ2000_OBJS) \
36
        $(CONFIG_DEVICES)
37
 
38
# Extra headers included by sim-main.h.
39
SIM_EXTRA_DEPS = \
40
        $(CGEN_INCLUDE_DEPS) \
41
        arch.h cpuall.h iq2000-sim.h $(srcdir)/../../opcodes/iq2000-desc.h
42
 
43
SIM_EXTRA_CFLAGS =
44
 
45
ALL_CPU_CFLAGS = -DHAVE_CPU_IQ2000BF -DHAVE_CPU_IQ10BF
46
 
47
SIM_RUN_OBJS = nrun.o
48
SIM_EXTRA_CLEAN = iq2000-clean
49
 
50
## COMMON_POST_CONFIG_FRAG
51
 
52
arch = iq2000
53
 
54
sim-if.o: $(srcdir)/sim-if.c $(SIM_MAIN_DEPS) $(srcdir)/../common/sim-core.h
55
 
56
arch.o: arch.c $(SIM_MAIN_DEPS)
57
        $(CC) -c $(srcdir)/arch.c $(ALL_CFLAGS) -UHAVE_CPU_IQ10BF
58
 
59
devices.o: $(srcdir)/devices.c $(SIM_MAIN_DEPS)
60
 
61
# IQ2000 objs
62
 
63
IQ2000BF_INCLUDE_DEPS = \
64
        $(CGEN_MAIN_CPU_DEPS) \
65
        cpu.h decode.h eng.h
66
 
67
iq2000.o: $(srcdir)/iq2000.c $(IQ2000BF_INCLUDE_DEPS)
68
 
69
# FIXME: Use of `mono' is wip.
70
mloop.c eng.h: stamp-mloop
71
stamp-mloop: $(srcdir)/../common/genmloop.sh mloop.in Makefile
72
        $(SHELL) $(srccom)/genmloop.sh \
73
                -mono -fast -pbb -switch sem-switch.c \
74
                -cpu iq2000bf -infile $(srcdir)/mloop.in
75
        $(SHELL) $(srcroot)/move-if-change eng.hin eng.h
76
        $(SHELL) $(srcroot)/move-if-change mloop.cin mloop.c
77
        touch stamp-mloop
78
mloop.o: mloop.c $(srcdir)/sem-switch.c $(IQ2000BF_INCLUDE_DEPS)
79
 
80
cpu.o: $(srcdir)/cpu.c $(IQ2000BF_INCLUDE_DEPS)
81
decode.o: $(srcdir)/decode.c $(IQ2000BF_INCLUDE_DEPS)
82
sem.o: $(srcdir)/sem.c $(IQ2000BF_INCLUDE_DEPS)
83
model.o: $(srcdir)/model.c $(IQ2000BF_INCLUDE_DEPS)
84
 
85
iq2000-clean:
86
        rm -f mloop.c eng.h stamp-mloop
87
        rm -f tmp-*
88
        rm -f stamp-arch stamp-cpu
89
 
90
# cgen support, enable with --enable-cgen-maint
91
CGEN_MAINT = ; @true
92
# The following line is commented in or out depending upon --enable-cgen-maint.
93
@CGEN_MAINT@CGEN_MAINT =
94
 
95
stamp-arch: $(CGEN_READ_SCM) $(CGEN_ARCH_SCM) $(CGEN_CPU_DIR)/iq2000.cpu Makefile
96
        $(MAKE) cgen-arch $(CGEN_FLAGS_TO_PASS) mach=iq2000 \
97
          FLAGS="with-scache with-profile=fn"
98
        touch stamp-arch
99
arch.h arch.c cpuall.h: $(CGEN_MAINT) stamp-arch
100
        @true
101
 
102
stamp-cpu: $(CGEN_READ_SCM) $(CGEN_CPU_SCM) $(CGEN_DECODE_SCM) $(CGEN_CPU_DIR)/iq2000.cpu Makefile
103
        $(MAKE) cgen-cpu-decode $(CGEN_FLAGS_TO_PASS) \
104
          cpu=iq2000bf mach=iq2000 FLAGS="with-scache with-profile=fn" EXTRAFILES="$(CGEN_CPU_SEM) $(CGEN_CPU_SEMSW)"
105
        touch stamp-cpu
106
cpu.h sem.c sem-switch.c model.c decode.c decode.h: $(CGEN_MAINT) stamp-cpu
107
        @true

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.