OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [ppc/] [altivec.igen] - Blame information for rev 157

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn 
# Altivec instruction set, for PSIM, the PowerPC simulator.
2 
 
3 
# Copyright 2003 Free Software Foundation, Inc.
4 
 
5 
# Contributed by Red Hat Inc; developed under contract from Motorola.
6 
# Written by matthew green .
7 
 
8 
# This file is part of GDB.
9 
 
10 
# This program is free software; you can redistribute it and/or modify
11 
# it under the terms of the GNU General Public License as published by
12 
# the Free Software Foundation; either version 3 of the License, or
13 
# (at your option) any later version.
14 
 
15 
# This program is distributed in the hope that it will be useful,
16 
# but WITHOUT ANY WARRANTY; without even the implied warranty of
17 
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
18 
# GNU General Public License for more details.
19 
 
20 
# You should have received a copy of the GNU General Public License
21 
# along with this program.  If not, see .  */
22 
 
23 
 
24 
#
25 
# Motorola AltiVec instructions.
26 
#
27 
 
28 
:cache:av:::VS:VS:
29 
:cache:av::vreg *:vS:VS:(cpu_registers(processor)->altivec.vr + VS)
30 
:cache:av::unsigned32:VS_BITMASK:VS:(1 << VS)
31 
:cache:av:::VA:VA:
32 
:cache:av::vreg *:vA:VA:(cpu_registers(processor)->altivec.vr + VA)
33 
:cache:av::unsigned32:VA_BITMASK:VA:(1 << VA)
34 
:cache:av:::VB:VB:
35 
:cache:av::vreg *:vB:VB:(cpu_registers(processor)->altivec.vr + VB)
36 
:cache:av::unsigned32:VB_BITMASK:VB:(1 << VB)
37 
:cache:av:::VC:VC:
38 
:cache:av::vreg *:vC:VC:(cpu_registers(processor)->altivec.vr + VC)
39 
:cache:av::unsigned32:VC_BITMASK:VC:(1 << VC)
40 
 
41 
# Flags for model.h
42 
::model-macro:::
43 
        #define PPC_INSN_INT_VR(OUT_MASK, IN_MASK, OUT_VMASK, IN_VMASK) \
44 
                do { \
45 
                  if (CURRENT_MODEL_ISSUE > 0) \
46 
                    ppc_insn_int_vr(MY_INDEX, cpu_model(processor), OUT_MASK, IN_MASK, OUT_VMASK, IN_VMASK); \
47 
                } while (0)
48 
 
49 
        #define PPC_INSN_VR(OUT_VMASK, IN_VMASK) \
50 
                do { \
51 
                  if (CURRENT_MODEL_ISSUE > 0) \
52 
                    ppc_insn_vr(MY_INDEX, cpu_model(processor), OUT_VMASK, IN_VMASK); \
53 
                } while (0)
54 
 
55 
        #define PPC_INSN_VR_CR(OUT_VMASK, IN_VMASK, CR_MASK) \
56 
                do { \
57 
                  if (CURRENT_MODEL_ISSUE > 0) \
58 
                    ppc_insn_vr_cr(MY_INDEX, cpu_model(processor), OUT_VMASK, IN_VMASK, CR_MASK); \
59 
                } while (0)
60 
 
61 
        #define PPC_INSN_VR_VSCR(OUT_VMASK, IN_VMASK) \
62 
                do { \
63 
                  if (CURRENT_MODEL_ISSUE > 0) \
64 
                    ppc_insn_vr_vscr(MY_INDEX, cpu_model(processor), OUT_VMASK, IN_VMASK); \
65 
                } while (0)
66 
 
67 
        #define PPC_INSN_FROM_VSCR(VR_MASK) \
68 
                do { \
69 
                  if (CURRENT_MODEL_ISSUE > 0) \
70 
                    ppc_insn_from_vscr(MY_INDEX, cpu_model(processor), VR_MASK); \
71 
                } while (0)
72 
 
73 
        #define PPC_INSN_TO_VSCR(VR_MASK) \
74 
                do { \
75 
                  if (CURRENT_MODEL_ISSUE > 0) \
76 
                    ppc_insn_to_vscr(MY_INDEX, cpu_model(processor), VR_MASK); \
77 
                } while (0)
78 
 
79 
# Trace waiting for AltiVec registers to become available
80 
void::model-static::model_trace_altivec_busy_p:model_data *model_ptr, unsigned32 vr_busy
81 
        int i;
82 
        if (vr_busy) {
83 
          vr_busy &= model_ptr->vr_busy;
84 
          for(i = 0; i < 32; i++) {
85 
            if (((1 << i) & vr_busy) != 0) {
86 
              TRACE(trace_model, ("Waiting for register v%d.\n", i));
87 
            }
88 
          }
89 
        }
90 
        if (model_ptr->vscr_busy)
91 
          TRACE(trace_model, ("Waiting for VSCR\n"));
92 
 
93 
# Trace making AltiVec registers busy
94 
void::model-static::model_trace_altivec_make_busy:model_data *model_ptr, unsigned32 vr_mask, unsigned32 cr_mask
95 
        int i;
96 
        if (vr_mask) {
97 
          for(i = 0; i < 32; i++) {
98 
            if (((1 << i) & vr_mask) != 0) {
99 
              TRACE(trace_model, ("Register v%d is now busy.\n", i));
100 
            }
101 
          }
102 
        }
103 
        if (cr_mask) {
104 
          for(i = 0; i < 8; i++) {
105 
            if (((1 << i) & cr_mask) != 0) {
106 
              TRACE(trace_model, ("Register cr%d is now busy.\n", i));
107 
            }
108 
          }
109 
        }
110 
 
111 
# Schedule an AltiVec instruction that takes integer input registers and produces output registers
112 
void::model-function::ppc_insn_int_vr:itable_index index, model_data *model_ptr, const unsigned32 out_mask, const unsigned32 in_mask, const unsigned32 out_vmask, const unsigned32 in_vmask
113 
        const unsigned32 int_mask = out_mask | in_mask;
114 
        const unsigned32 vr_mask = out_vmask | in_vmask;
115 
        model_busy *busy_ptr;
116 
 
117 
        if ((model_ptr->int_busy & int_mask) != 0 || (model_ptr->vr_busy & vr_mask)) {
118 
          model_new_cycle(model_ptr);                   /* don't count first dependency as a stall */
119 
 
120 
          while ((model_ptr->int_busy & int_mask) != 0 || (model_ptr->vr_busy & vr_mask)) {
121 
            if (WITH_TRACE && ppc_trace[trace_model]) {
122 
              model_trace_busy_p(model_ptr, int_mask, 0, 0, PPC_NO_SPR);
123 
              model_trace_altivec_busy_p(model_ptr, vr_mask);
124 
            }
125 
 
126 
            model_ptr->nr_stalls_data++;
127 
            model_new_cycle(model_ptr);
128 
          }
129 
        }
130 
 
131 
        busy_ptr = model_wait_for_unit(index, model_ptr, &model_ptr->timing[index]);
132 
        model_ptr->int_busy |= out_mask;
133 
        busy_ptr->int_busy |= out_mask;
134 
        model_ptr->vr_busy |= out_vmask;
135 
        busy_ptr->vr_busy |= out_vmask;
136 
 
137 
        if (out_mask)
138 
          busy_ptr->nr_writebacks = (PPC_ONE_BIT_SET_P(out_vmask)) ? 1 : 2;
139 
 
140 
        if (out_vmask)
141 
          busy_ptr->nr_writebacks += (PPC_ONE_BIT_SET_P(out_vmask)) ? 1 : 2;
142 
 
143 
        if (WITH_TRACE && ppc_trace[trace_model]) {
144 
          model_trace_make_busy(model_ptr, out_mask, 0, 0);
145 
          model_trace_altivec_make_busy(model_ptr, vr_mask, 0);
146 
        }
147 
 
148 
# Schedule an AltiVec instruction that takes vector input registers and produces vector output registers
149 
void::model-function::ppc_insn_vr:itable_index index, model_data *model_ptr, const unsigned32 out_vmask, const unsigned32 in_vmask
150 
        const unsigned32 vr_mask = out_vmask | in_vmask;
151 
        model_busy *busy_ptr;
152 
 
153 
        if (model_ptr->vr_busy & vr_mask) {
154 
          model_new_cycle(model_ptr);                   /* don't count first dependency as a stall */
155 
 
156 
          while (model_ptr->vr_busy & vr_mask) {
157 
            if (WITH_TRACE && ppc_trace[trace_model]) {
158 
              model_trace_altivec_busy_p(model_ptr, vr_mask);
159 
            }
160 
 
161 
            model_ptr->nr_stalls_data++;
162 
            model_new_cycle(model_ptr);
163 
          }
164 
        }
165 
 
166 
        busy_ptr = model_wait_for_unit(index, model_ptr, &model_ptr->timing[index]);
167 
        model_ptr->vr_busy |= out_vmask;
168 
        busy_ptr->vr_busy |= out_vmask;
169 
        if (out_vmask)
170 
          busy_ptr->nr_writebacks = (PPC_ONE_BIT_SET_P(out_vmask)) ? 1 : 2;
171 
 
172 
        if (WITH_TRACE && ppc_trace[trace_model]) {
173 
          model_trace_altivec_make_busy(model_ptr, vr_mask, 0);
174 
        }
175 
 
176 
# Schedule an AltiVec instruction that takes vector input registers and produces vector output registers, touches CR
177 
void::model-function::ppc_insn_vr_cr:itable_index index, model_data *model_ptr, const unsigned32 out_vmask, const unsigned32 in_vmask, const unsigned32 cr_mask
178 
        const unsigned32 vr_mask = out_vmask | in_vmask;
179 
        model_busy *busy_ptr;
180 
 
181 
        if ((model_ptr->vr_busy & vr_mask) || (model_ptr->cr_fpscr_busy & cr_mask)) {
182 
          model_new_cycle(model_ptr);                   /* don't count first dependency as a stall */
183 
 
184 
          while ((model_ptr->vr_busy & vr_mask) || (model_ptr->cr_fpscr_busy & cr_mask)) {
185 
            if (WITH_TRACE && ppc_trace[trace_model]) {
186 
              model_trace_busy_p(model_ptr, 0, 0, cr_mask, PPC_NO_SPR);
187 
              model_trace_altivec_busy_p(model_ptr, vr_mask);
188 
            }
189 
 
190 
            model_ptr->nr_stalls_data++;
191 
            model_new_cycle(model_ptr);
192 
          }
193 
        }
194 
 
195 
        busy_ptr = model_wait_for_unit(index, model_ptr, &model_ptr->timing[index]);
196 
        model_ptr->cr_fpscr_busy |= cr_mask;
197 
        busy_ptr->cr_fpscr_busy |= cr_mask;
198 
        model_ptr->vr_busy |= out_vmask;
199 
        busy_ptr->vr_busy |= out_vmask;
200 
 
201 
        if (out_vmask)
202 
          busy_ptr->nr_writebacks = (PPC_ONE_BIT_SET_P(out_vmask)) ? 1 : 2;
203 
 
204 
        if (cr_mask)
205 
          busy_ptr->nr_writebacks++;
206 
 
207 
        if (WITH_TRACE && ppc_trace[trace_model])
208 
          model_trace_altivec_make_busy(model_ptr, vr_mask, cr_mask);
209 
 
210 
# Schedule an AltiVec instruction that takes vector input registers and produces vector output registers, touches VSCR
211 
void::model-function::ppc_insn_vr_vscr:itable_index index, model_data *model_ptr, const unsigned32 out_vmask, const unsigned32 in_vmask
212 
        const unsigned32 vr_mask = out_vmask | in_vmask;
213 
        model_busy *busy_ptr;
214 
 
215 
        if ((model_ptr->vr_busy & vr_mask) != 0 || model_ptr->vscr_busy != 0) {
216 
          model_new_cycle(model_ptr);                   /* don't count first dependency as a stall */
217 
 
218 
          while ((model_ptr->vr_busy & vr_mask) != 0 || model_ptr->vscr_busy != 0) {
219 
            if (WITH_TRACE && ppc_trace[trace_model])
220 
              model_trace_altivec_busy_p(model_ptr, vr_mask);
221 
 
222 
            model_ptr->nr_stalls_data++;
223 
            model_new_cycle(model_ptr);
224 
          }
225 
        }
226 
 
227 
        busy_ptr = model_wait_for_unit(index, model_ptr, &model_ptr->timing[index]);
228 
        model_ptr->vr_busy |= out_vmask;
229 
        busy_ptr->vr_busy |= out_vmask;
230 
        model_ptr->vscr_busy = 1;
231 
        busy_ptr->vscr_busy = 1;
232 
 
233 
        if (out_vmask)
234 
          busy_ptr->nr_writebacks = 1 + (PPC_ONE_BIT_SET_P(out_vmask)) ? 1 : 2;
235 
 
236 
        if (WITH_TRACE && ppc_trace[trace_model])
237 
          model_trace_altivec_make_busy(model_ptr, vr_mask, 0);
238 
 
239 
# Schedule an MFVSCR instruction that VSCR input register and produces an AltiVec output register
240 
void::model-function::ppc_insn_from_vscr:itable_index index, model_data *model_ptr, const unsigned32 vr_mask
241 
        model_busy *busy_ptr;
242 
 
243 
        while ((model_ptr->vr_busy & vr_mask) != 0 || model_ptr->vscr_busy != 0) {
244 
          if (WITH_TRACE && ppc_trace[trace_model])
245 
            model_trace_altivec_busy_p(model_ptr, vr_mask);
246 
 
247 
          model_ptr->nr_stalls_data++;
248 
          model_new_cycle(model_ptr);
249 
        }
250 
        busy_ptr = model_wait_for_unit(index, model_ptr, &model_ptr->timing[index]);
251 
        model_ptr->cr_fpscr_busy |= vr_mask;
252 
        busy_ptr->cr_fpscr_busy |= vr_mask;
253 
 
254 
        if (vr_mask)
255 
          busy_ptr->nr_writebacks = 1;
256 
 
257 
        model_ptr->vr_busy |= vr_mask;
258 
        if (WITH_TRACE && ppc_trace[trace_model])
259 
          model_trace_altivec_make_busy(model_ptr, vr_mask, 0);
260 
 
261 
# Schedule an MTVSCR instruction that one AltiVec input register and produces a vscr output register
262 
void::model-function::ppc_insn_to_vscr:itable_index index, model_data *model_ptr, const unsigned32 vr_mask
263 
        model_busy *busy_ptr;
264 
 
265 
        while ((model_ptr->vr_busy & vr_mask) != 0 || model_ptr->vscr_busy != 0) {
266 
          if (WITH_TRACE && ppc_trace[trace_model])
267 
            model_trace_altivec_busy_p(model_ptr, vr_mask);
268 
 
269 
          model_ptr->nr_stalls_data++;
270 
          model_new_cycle(model_ptr);
271 
        }
272 
        busy_ptr = model_wait_for_unit(index, model_ptr, &model_ptr->timing[index]);
273 
        busy_ptr ->vscr_busy = 1;
274 
        model_ptr->vscr_busy = 1;
275 
        busy_ptr->nr_writebacks = 1;
276 
 
277 
        TRACE(trace_model,("Making VSCR busy.\n"));
278 
 
279 
# The follow are AltiVec saturate operations
280 
 
281 
signed8::model-function::altivec_signed_saturate_8:signed16 val, int *sat
282 
          signed8 rv;
283 
          if (val > 127) {
284 
            rv = 127;
285 
            *sat = 1;
286 
          } else if (val < -128) {
287 
            rv = -128;
288 
            *sat = 1;
289 
          } else {
290 
            rv = val;
291 
            *sat = 0;
292 
          }
293 
          return rv;
294 
 
295 
signed16::model-function::altivec_signed_saturate_16:signed32 val, int *sat
296 
          signed16 rv;
297 
          if (val > 32767) {
298 
            rv = 32767;
299 
            *sat = 1;
300 
          } else if (val < -32768) {
301 
            rv = -32768;
302 
            *sat = 1;
303 
          } else {
304 
            rv = val;
305 
            *sat = 0;
306 
          }
307 
          return rv;
308 
 
309 
signed32::model-function::altivec_signed_saturate_32:signed64 val, int *sat
310 
          signed32 rv;
311 
          if (val > 2147483647) {
312 
            rv = 2147483647;
313 
            *sat = 1;
314 
          } else if (val < -2147483648LL) {
315 
            rv = -2147483648LL;
316 
            *sat = 1;
317 
          } else {
318 
            rv = val;
319 
            *sat = 0;
320 
          }
321 
          return rv;
322 
 
323 
unsigned8::model-function::altivec_unsigned_saturate_8:signed16 val, int *sat
324 
          unsigned8 rv;
325 
          if (val > 255) {
326 
            rv = 255;
327 
            *sat = 1;
328 
          } else if (val < 0) {
329 
            rv = 0;
330 
            *sat = 1;
331 
          } else {
332 
            rv = val;
333 
            *sat = 0;
334 
          }
335 
          return rv;
336 
 
337 
unsigned16::model-function::altivec_unsigned_saturate_16:signed32 val, int *sat
338 
          unsigned16 rv;
339 
          if (val > 65535) {
340 
            rv = 65535;
341 
            *sat = 1;
342 
          } else if (val < 0) {
343 
            rv = 0;
344 
            *sat = 1;
345 
          } else {
346 
            rv = val;
347 
            *sat = 0;
348 
          }
349 
          return rv;
350 
 
351 
unsigned32::model-function::altivec_unsigned_saturate_32:signed64 val, int *sat
352 
          unsigned32 rv;
353 
          if (val > 4294967295LL) {
354 
            rv = 4294967295LL;
355 
            *sat = 1;
356 
          } else if (val < 0) {
357 
            rv = 0;
358 
            *sat = 1;
359 
          } else {
360 
            rv = val;
361 
            *sat = 0;
362 
          }
363 
          return rv;
364 
 
365 
#
366 
# Load instructions, 6-14 ... 6-22.
367 
#
368 
 
369 
0.31,6.VS,11.RA,16.RB,21.7,31.0:X:av:lvebx %VD, %RA, %RB:Load Vector Element Byte Indexed
370 
        unsigned_word b;
371 
        unsigned_word EA;
372 
        unsigned_word eb;
373 
        if (RA_is_0) b = 0;
374 
        else         b = *rA;
375 
        EA = b + *rB;
376 
        eb = EA & 0xf;
377 
        (*vS).b[AV_BINDEX(eb)] = MEM(unsigned, EA, 1);
378 
        PPC_INSN_INT_VR(0, RA_BITMASK | RB_BITMASK, VS_BITMASK, 0);
379 
 
380 
0.31,6.VS,11.RA,16.RB,21.39,31.0:X:av:lvehx %VD, %RA, %RB:Load Vector Element Half Word Indexed
381 
        unsigned_word b;
382 
        unsigned_word EA;
383 
        unsigned_word eb;
384 
        if (RA_is_0) b = 0;
385 
        else         b = *rA;
386 
        EA = (b + *rB) & ~1;
387 
        eb = EA & 0xf;
388 
        (*vS).h[AV_HINDEX(eb/2)] = MEM(unsigned, EA, 2);
389 
        PPC_INSN_INT_VR(0, RA_BITMASK | RB_BITMASK, VS_BITMASK, 0);
390 
 
391 
0.31,6.VS,11.RA,16.RB,21.71,31.0:X:av:lvewx %VD, %RA, %RB:Load Vector Element Word Indexed
392 
        unsigned_word b;
393 
        unsigned_word EA;
394 
        unsigned_word eb;
395 
        if (RA_is_0) b = 0;
396 
        else         b = *rA;
397 
        EA = (b + *rB) & ~3;
398 
        eb = EA & 0xf;
399 
        (*vS).w[eb/4] = MEM(unsigned, EA, 4);
400 
        PPC_INSN_INT_VR(0, RA_BITMASK | RB_BITMASK, VS_BITMASK, 0);
401 
 
402 
 
403 
0.31,6.VS,11.RA,16.RB,21.6,31.0:X:av:lvsl %VD, %RA, %RB:Load Vector for Shift Left
404 
        unsigned_word b;
405 
        unsigned_word addr;
406 
        int i, j;
407 
        if (RA_is_0) b = 0;
408 
        else         b = *rA;
409 
        addr = b + *rB;
410 
        j = addr & 0xf;
411 
        for (i = 0; i < 16; i++)
412 
          if (CURRENT_TARGET_BYTE_ORDER == BIG_ENDIAN)
413 
            (*vS).b[AV_BINDEX(i)] = j++;
414 
          else
415 
            (*vS).b[AV_BINDEX(15 - i)] = j++;
416 
        PPC_INSN_INT_VR(0, RA_BITMASK | RB_BITMASK, VS_BITMASK, 0);
417 
 
418 
0.31,6.VS,11.RA,16.RB,21.38,31.0:X:av:lvsr %VD, %RA, %RB:Load Vector for Shift Right
419 
        unsigned_word b;
420 
        unsigned_word addr;
421 
        int i, j;
422 
        if (RA_is_0) b = 0;
423 
        else         b = *rA;
424 
        addr = b + *rB;
425 
        j = 0x10 - (addr & 0xf);
426 
        for (i = 0; i < 16; i++)
427 
          if (CURRENT_TARGET_BYTE_ORDER == BIG_ENDIAN)
428 
            (*vS).b[AV_BINDEX(i)] = j++;
429 
          else
430 
            (*vS).b[AV_BINDEX(15 - i)] = j++;
431 
        PPC_INSN_INT_VR(0, RA_BITMASK | RB_BITMASK, VS_BITMASK, 0);
432 
 
433 
 
434 
0.31,6.VS,11.RA,16.RB,21.103,31.0:X:av:lvx %VD, %RA, %RB:Load Vector Indexed
435 
        unsigned_word b;
436 
        unsigned_word EA;
437 
        if (RA_is_0) b = 0;
438 
        else         b = *rA;
439 
        EA = (b + *rB) & ~0xf;
440 
        if (CURRENT_TARGET_BYTE_ORDER == BIG_ENDIAN) {
441 
          (*vS).w[0] = MEM(unsigned, EA + 0, 4);
442 
          (*vS).w[1] = MEM(unsigned, EA + 4, 4);
443 
          (*vS).w[2] = MEM(unsigned, EA + 8, 4);
444 
          (*vS).w[3] = MEM(unsigned, EA + 12, 4);
445 
        } else {
446 
          (*vS).w[0] = MEM(unsigned, EA + 12, 4);
447 
          (*vS).w[1] = MEM(unsigned, EA + 8, 4);
448 
          (*vS).w[2] = MEM(unsigned, EA + 4, 4);
449 
          (*vS).w[3] = MEM(unsigned, EA + 0, 4);
450 
        }
451 
        PPC_INSN_INT_VR(0, RA_BITMASK | RB_BITMASK, VS_BITMASK, 0);
452 
 
453 
0.31,6.VS,11.RA,16.RB,21.359,31.0:X:av:lvxl %VD, %RA, %RB:Load Vector Indexed LRU
454 
        unsigned_word b;
455 
        unsigned_word EA;
456 
        if (RA_is_0) b = 0;
457 
        else         b = *rA;
458 
        EA = (b + *rB) & ~0xf;
459 
        if (CURRENT_TARGET_BYTE_ORDER == BIG_ENDIAN) {
460 
          (*vS).w[0] = MEM(unsigned, EA + 0, 4);
461 
          (*vS).w[1] = MEM(unsigned, EA + 4, 4);
462 
          (*vS).w[2] = MEM(unsigned, EA + 8, 4);
463 
          (*vS).w[3] = MEM(unsigned, EA + 12, 4);
464 
        } else {
465 
          (*vS).w[0] = MEM(unsigned, EA + 12, 4);
466 
          (*vS).w[1] = MEM(unsigned, EA + 8, 4);
467 
          (*vS).w[2] = MEM(unsigned, EA + 4, 4);
468 
          (*vS).w[3] = MEM(unsigned, EA + 0, 4);
469 
        }
470 
        PPC_INSN_INT_VR(0, RA_BITMASK | RB_BITMASK, VS_BITMASK, 0);
471 
 
472 
#
473 
# Move to/from VSCR instructions, 6-23 & 6-24.
474 
#
475 
 
476 
0.4,6.VS,11.0,16.0,21.1540:VX:av:mfvscr %VS:Move from Vector Status and Control Register
477 
        (*vS).w[0] = 0;
478 
        (*vS).w[1] = 0;
479 
        (*vS).w[2] = 0;
480 
        (*vS).w[3] = VSCR;
481 
        PPC_INSN_FROM_VSCR(VS_BITMASK);
482 
 
483 
0.4,6.0,11.0,16.VB,21.1604:VX:av:mtvscr %VB:Move to Vector Status and Control Register
484 
        VSCR = (*vB).w[3];
485 
        PPC_INSN_TO_VSCR(VB_BITMASK);
486 
 
487 
#
488 
# Store instructions, 6-25 ... 6-29.
489 
#
490 
 
491 
0.31,6.VS,11.RA,16.RB,21.135,31.0:X:av:stvebx %VD, %RA, %RB:Store Vector Element Byte Indexed
492 
        unsigned_word b;
493 
        unsigned_word EA;
494 
        unsigned_word eb;
495 
        if (RA_is_0) b = 0;
496 
        else         b = *rA;
497 
        EA = b + *rB;
498 
        eb = EA & 0xf;
499 
        if (CURRENT_TARGET_BYTE_ORDER == BIG_ENDIAN)
500 
          STORE(EA, 1, (*vS).b[eb]);
501 
        else
502 
          STORE(EA, 1, (*vS).b[15-eb]);
503 
        PPC_INSN_INT_VR(0, RA_BITMASK | RB_BITMASK, VS_BITMASK, 0);
504 
 
505 
0.31,6.VS,11.RA,16.RB,21.167,31.0:X:av:stvehx %VD, %RA, %RB:Store Vector Element Half Word Indexed
506 
        unsigned_word b;
507 
        unsigned_word EA;
508 
        unsigned_word eb;
509 
        if (RA_is_0) b = 0;
510 
        else         b = *rA;
511 
        EA = (b + *rB) & ~1;
512 
        eb = EA & 0xf;
513 
        if (CURRENT_TARGET_BYTE_ORDER == BIG_ENDIAN)
514 
          STORE(EA, 2, (*vS).h[eb/2]);
515 
        else
516 
          STORE(EA, 2, (*vS).h[7-eb]);
517 
        PPC_INSN_INT_VR(0, RA_BITMASK | RB_BITMASK, VS_BITMASK, 0);
518 
 
519 
0.31,6.VS,11.RA,16.RB,21.199,31.0:X:av:stvewx %VD, %RA, %RB:Store Vector Element Word Indexed
520 
        unsigned_word b;
521 
        unsigned_word EA;
522 
        unsigned_word eb;
523 
        if (RA_is_0) b = 0;
524 
        else         b = *rA;
525 
        EA = (b + *rB) & ~3;
526 
        eb = EA & 0xf;
527 
        if (CURRENT_TARGET_BYTE_ORDER == BIG_ENDIAN)
528 
          STORE(EA, 4, (*vS).w[eb/4]);
529 
        else
530 
          STORE(EA, 4, (*vS).w[3-(eb/4)]);
531 
        PPC_INSN_INT_VR(0, RA_BITMASK | RB_BITMASK, VS_BITMASK, 0);
532 
 
533 
0.31,6.VS,11.RA,16.RB,21.231,31.0:X:av:stvx %VD, %RA, %RB:Store Vector Indexed
534 
        unsigned_word b;
535 
        unsigned_word EA;
536 
        if (RA_is_0) b = 0;
537 
        else         b = *rA;
538 
        EA = (b + *rB) & ~0xf;
539 
        if (CURRENT_TARGET_BYTE_ORDER == BIG_ENDIAN) {
540 
          STORE(EA + 0, 4, (*vS).w[0]);
541 
          STORE(EA + 4, 4, (*vS).w[1]);
542 
          STORE(EA + 8, 4, (*vS).w[2]);
543 
          STORE(EA + 12, 4, (*vS).w[3]);
544 
        } else {
545 
          STORE(EA + 12, 4, (*vS).w[0]);
546 
          STORE(EA + 8, 4, (*vS).w[1]);
547 
          STORE(EA + 4, 4, (*vS).w[2]);
548 
          STORE(EA + 0, 4, (*vS).w[3]);
549 
        }
550 
        PPC_INSN_INT_VR(0, RA_BITMASK | RB_BITMASK, VS_BITMASK, 0);
551 
 
552 
0.31,6.VS,11.RA,16.RB,21.487,31.0:X:av:stvxl %VD, %RA, %RB:Store Vector Indexed LRU
553 
        unsigned_word b;
554 
        unsigned_word EA;
555 
        if (RA_is_0) b = 0;
556 
        else         b = *rA;
557 
        EA = (b + *rB) & ~0xf;
558 
        if (CURRENT_TARGET_BYTE_ORDER == BIG_ENDIAN) {
559 
          STORE(EA + 0, 4, (*vS).w[0]);
560 
          STORE(EA + 4, 4, (*vS).w[1]);
561 
          STORE(EA + 8, 4, (*vS).w[2]);
562 
          STORE(EA + 12, 4, (*vS).w[3]);
563 
        } else {
564 
          STORE(EA + 12, 4, (*vS).w[0]);
565 
          STORE(EA + 8, 4, (*vS).w[1]);
566 
          STORE(EA + 4, 4, (*vS).w[2]);
567 
          STORE(EA + 0, 4, (*vS).w[3]);
568 
        }
569 
        PPC_INSN_INT_VR(0, RA_BITMASK | RB_BITMASK, VS_BITMASK, 0);
570 
 
571 
#
572 
# Vector Add instructions, 6-30 ... 6-40.
573 
#
574 
 
575 
0.4,6.VS,11.VA,16.VB,21.384:VX:av:vaddcuw %VD, %VA, %VB:Vector Add Carryout Unsigned Word
576 
        unsigned64 temp;
577 
        int i;
578 
        for (i = 0; i < 4; i++) {
579 
          temp = (unsigned64)(*vA).w[i] + (unsigned64)(*vB).w[i];
580 
          (*vS).w[i] = temp >> 32;
581 
        }
582 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
583 
 
584 
0.4,6.VS,11.VA,16.VB,21.10:VX:av:vaddfp %VD, %VA, %VB:Vector Add Floating Point
585 
        int i;
586 
        unsigned32 f;
587 
        sim_fpu a, b, d;
588 
        for (i = 0; i < 4; i++) {
589 
          sim_fpu_32to (&a, (*vA).w[i]);
590 
          sim_fpu_32to (&b, (*vB).w[i]);
591 
          sim_fpu_add (&d, &a, &b);
592 
          sim_fpu_to32 (&f, &d);
593 
          (*vS).w[i] = f;
594 
        }
595 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
596 
 
597 
0.4,6.VS,11.VA,16.VB,21.768:VX:av:vaddsbs %VD, %VA, %VB:Vector Add Signed Byte Saturate
598 
        int i, sat, tempsat;
599 
        signed16 temp;
600 
        for (i = 0; i < 16; i++) {
601 
          temp = (signed16)(signed8)(*vA).b[i] + (signed16)(signed8)(*vB).b[i];
602 
          (*vS).b[i] = altivec_signed_saturate_8(temp, &tempsat);
603 
          sat |= tempsat;
604 
        }
605 
        ALTIVEC_SET_SAT(sat);
606 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
607 
 
608 
0.4,6.VS,11.VA,16.VB,21.832:VX:av:vaddshs %VD, %VA, %VB:Vector Add Signed Half Word Saturate
609 
        int i, sat, tempsat;
610 
        signed32 temp, a, b;
611 
        for (i = 0; i < 8; i++) {
612 
          a = (signed32)(signed16)(*vA).h[i];
613 
          b = (signed32)(signed16)(*vB).h[i];
614 
          temp = a + b;
615 
          (*vS).h[i] = altivec_signed_saturate_16(temp, &tempsat);
616 
          sat |= tempsat;
617 
        }
618 
        ALTIVEC_SET_SAT(sat);
619 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
620 
 
621 
0.4,6.VS,11.VA,16.VB,21.896:VX:av:vaddsws %VD, %VA, %VB:Vector Add Signed Word Saturate
622 
        int i, sat, tempsat;
623 
        signed64 temp;
624 
        for (i = 0; i < 4; i++) {
625 
          temp = (signed64)(signed32)(*vA).w[i] + (signed64)(signed32)(*vB).w[i];
626 
          (*vS).w[i] = altivec_signed_saturate_32(temp, &tempsat);
627 
          sat |= tempsat;
628 
        }
629 
        ALTIVEC_SET_SAT(sat);
630 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
631 
 
632 
0.4,6.VS,11.VA,16.VB,21.0:VX:av:vaddubm %VD, %VA, %VB:Vector Add Unsigned Byte Modulo
633 
        int i;
634 
        for (i = 0; i < 16; i++)
635 
          (*vS).b[i] = ((*vA).b[i] + (*vB).b[i]) & 0xff;
636 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
637 
 
638 
0.4,6.VS,11.VA,16.VB,21.512:VX:av:vaddubs %VD, %VA, %VB:Vector Add Unsigned Byte Saturate
639 
        int i, sat, tempsat;
640 
        signed16 temp;
641 
        sat = 0;
642 
        for (i = 0; i < 16; i++) {
643 
          temp = (signed16)(unsigned8)(*vA).b[i] + (signed16)(unsigned8)(*vB).b[i];
644 
          (*vS).b[i] = altivec_unsigned_saturate_8(temp, &tempsat);
645 
          sat |= tempsat;
646 
        }
647 
        ALTIVEC_SET_SAT(sat);
648 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
649 
 
650 
0.4,6.VS,11.VA,16.VB,21.64:VX:av:vadduhm %VD, %VA, %VB:Vector Add Unsigned Half Word Modulo
651 
        int i;
652 
        for (i = 0; i < 8; i++)
653 
          (*vS).h[i] = ((*vA).h[i] + (*vB).h[i]) & 0xffff;
654 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
655 
 
656 
0.4,6.VS,11.VA,16.VB,21.576:VX:av:vadduhs %VD, %VA, %VB:Vector Add Unsigned Half Word Saturate
657 
        int i, sat, tempsat;
658 
        signed32 temp;
659 
        for (i = 0; i < 8; i++) {
660 
          temp = (signed32)(unsigned16)(*vA).h[i] + (signed32)(unsigned16)(*vB).h[i];
661 
          (*vS).h[i] = altivec_unsigned_saturate_16(temp, &tempsat);
662 
          sat |= tempsat;
663 
        }
664 
        ALTIVEC_SET_SAT(sat);
665 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
666 
 
667 
0.4,6.VS,11.VA,16.VB,21.128:VX:av:vadduwm %VD, %VA, %VB:Vector Add Unsigned Word Modulo
668 
        int i;
669 
        for (i = 0; i < 4; i++)
670 
          (*vS).w[i] = (*vA).w[i] + (*vB).w[i];
671 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
672 
 
673 
0.4,6.VS,11.VA,16.VB,21.640:VX:av:vadduws %VD, %VA, %VB:Vector Add Unsigned Word Saturate
674 
        int i, sat, tempsat;
675 
        signed64 temp;
676 
        for (i = 0; i < 4; i++) {
677 
          temp = (signed64)(unsigned32)(*vA).w[i] + (signed64)(unsigned32)(*vB).w[i];
678 
          (*vS).w[i] = altivec_unsigned_saturate_32(temp, &tempsat);
679 
          sat |= tempsat;
680 
        }
681 
        ALTIVEC_SET_SAT(sat);
682 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
683 
 
684 
#
685 
# Vector AND instructions, 6-41, 6-42
686 
#
687 
 
688 
0.4,6.VS,11.VA,16.VB,21.1028:VX:av:vand %VD, %VA, %VB:Vector Logical AND
689 
        int i;
690 
        for (i = 0; i < 4; i++)
691 
          (*vS).w[i] = (*vA).w[i] & (*vB).w[i];
692 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
693 
 
694 
0.4,6.VS,11.VA,16.VB,21.1092:VX:av:vandc %VD, %VA, %VB:Vector Logical AND with Compliment
695 
        int i;
696 
        for (i = 0; i < 4; i++)
697 
          (*vS).w[i] = (*vA).w[i] & ~((*vB).w[i]);
698 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
699 
 
700 
 
701 
#
702 
# Vector Average instructions, 6-43, 6-48
703 
#
704 
 
705 
0.4,6.VS,11.VA,16.VB,21.1282:VX:av:vavgsb %VD, %VA, %VB:Vector Average Signed Byte
706 
        int i;
707 
        signed16 temp, a, b;
708 
        for (i = 0; i < 16; i++) {
709 
          a = (signed16)(signed8)(*vA).b[i];
710 
          b = (signed16)(signed8)(*vB).b[i];
711 
          temp = a + b + 1;
712 
          (*vS).b[i] = (temp >> 1) & 0xff;
713 
        }
714 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
715 
 
716 
0.4,6.VS,11.VA,16.VB,21.1346:VX:av:vavgsh %VD, %VA, %VB:Vector Average Signed Half Word
717 
        int i;
718 
        signed32 temp, a, b;
719 
        for (i = 0; i < 8; i++) {
720 
          a = (signed32)(signed16)(*vA).h[i];
721 
          b = (signed32)(signed16)(*vB).h[i];
722 
          temp = a + b + 1;
723 
          (*vS).h[i] = (temp >> 1) & 0xffff;
724 
        }
725 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
726 
 
727 
0.4,6.VS,11.VA,16.VB,21.1410:VX:av:vavgsw %VD, %VA, %VB:Vector Average Signed Word
728 
        int i;
729 
        signed64 temp, a, b;
730 
        for (i = 0; i < 4; i++) {
731 
          a = (signed64)(signed32)(*vA).w[i];
732 
          b = (signed64)(signed32)(*vB).w[i];
733 
          temp = a + b + 1;
734 
          (*vS).w[i] = (temp >> 1) & 0xffffffff;
735 
        }
736 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
737 
 
738 
0.4,6.VS,11.VA,16.VB,21.1026:VX:av:vavgub %VD, %VA, %VB:Vector Average Unsigned Byte
739 
        int i;
740 
        unsigned16 temp, a, b;
741 
        for (i = 0; i < 16; i++) {
742 
          a = (*vA).b[i];
743 
          b = (*vB).b[i];
744 
          temp = a + b + 1;
745 
          (*vS).b[i] = (temp >> 1) & 0xff;
746 
        }
747 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
748 
 
749 
0.4,6.VS,11.VA,16.VB,21.1090:VX:av:vavguh %VD, %VA, %VB:Vector Average Unsigned Half Word
750 
        int i;
751 
        unsigned32 temp, a, b;
752 
        for (i = 0; i < 8; i++) {
753 
          a = (*vA).h[i];
754 
          b = (*vB).h[i];
755 
          temp = a + b + 1;
756 
          (*vS).h[i] = (temp >> 1) & 0xffff;
757 
        }
758 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
759 
 
760 
0.4,6.VS,11.VA,16.VB,21.1154:VX:av:vavguw %VD, %VA, %VB:Vector Average Unsigned Word
761 
        int i;
762 
        unsigned64 temp, a, b;
763 
        for (i = 0; i < 4; i++) {
764 
          a = (*vA).w[i];
765 
          b = (*vB).w[i];
766 
          temp = a + b + 1;
767 
          (*vS).w[i] = (temp >> 1) & 0xffffffff;
768 
        }
769 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
770 
 
771 
#
772 
# Vector Fixed Point Convert instructions, 6-49, 6-50
773 
#
774 
 
775 
0.4,6.VS,11.UIMM,16.VB,21.842:VX:av:vcfsx %VD, %VB, %UIMM:Vector Convert From Signed Fixed-Point Word
776 
        int i;
777 
        unsigned32 f;
778 
        sim_fpu b, div, d;
779 
        for (i = 0; i < 4; i++) {
780 
          sim_fpu_32to (&b, (*vB).w[i]);
781 
          sim_fpu_u32to (&div, 2 << UIMM, sim_fpu_round_default);
782 
          sim_fpu_div (&d, &b, &div);
783 
          sim_fpu_to32 (&f, &d);
784 
          (*vS).w[i] = f;
785 
        }
786 
        PPC_INSN_VR(VS_BITMASK, VB_BITMASK);
787 
 
788 
0.4,6.VS,11.UIMM,16.VB,21.778:VX:av:vcfux %VD, %VA, %UIMM:Vector Convert From Unsigned Fixed-Point Word
789 
        int i;
790 
        unsigned32 f;
791 
        sim_fpu b, d, div;
792 
        for (i = 0; i < 4; i++) {
793 
          sim_fpu_32to (&b, (*vB).w[i]);
794 
          sim_fpu_u32to (&div, 2 << UIMM, sim_fpu_round_default);
795 
          sim_fpu_div (&d, &b, &div);
796 
          sim_fpu_to32u (&f, &d, sim_fpu_round_default);
797 
          (*vS).w[i] = f;
798 
        }
799 
        PPC_INSN_VR(VS_BITMASK, VB_BITMASK);
800 
 
801 
#
802 
# Vector Compare instructions, 6-51 ... 6-64
803 
#
804 
 
805 
0.4,6.VS,11.VA,16.VB,21.RC,22.966:VXR:av:vcmpbpfpx %VD, %VA, %VB:Vector Compare Bounds Floating Point
806 
        int i, le, ge;
807 
        sim_fpu a, b, d;
808 
        for (i = 0; i < 4; i++) {
809 
          sim_fpu_32to (&a, (*vA).w[i]);
810 
          sim_fpu_32to (&b, (*vB).w[i]);
811 
          le = sim_fpu_is_le(&a, &b);
812 
          ge = sim_fpu_is_ge(&a, &b);
813 
          (*vS).w[i] = (le ? 0 : 1 << 31) | (ge ? 0 : 1 << 30);
814 
        }
815 
        if (RC)
816 
          ALTIVEC_SET_CR6(vS, 0);
817 
        PPC_INSN_VR_CR(VS_BITMASK, VA_BITMASK | VB_BITMASK, RC ? 0x000000f0 : 0);
818 
 
819 
0.4,6.VS,11.VA,16.VB,21.RC,22.198:VXR:av:vcmpeqfpx %VD, %VA, %VB:Vector Compare Equal-to-Floating Point
820 
        int i;
821 
        sim_fpu a, b;
822 
        for (i = 0; i < 4; i++) {
823 
          sim_fpu_32to (&a, (*vA).w[i]);
824 
          sim_fpu_32to (&b, (*vB).w[i]);
825 
          if (sim_fpu_is_eq(&a, &b))
826 
            (*vS).w[i] = 0xffffffff;
827 
          else
828 
            (*vS).w[i] = 0;
829 
        }
830 
        if (RC)
831 
          ALTIVEC_SET_CR6(vS, 1);
832 
        PPC_INSN_VR_CR(VS_BITMASK, VA_BITMASK | VB_BITMASK, RC ? 0x000000f0 : 0);
833 
 
834 
0.4,6.VS,11.VA,16.VB,21.RC,22.6:VXR:av:vcmpequbx %VD, %VA, %VB:Vector Compare Equal-to Unsigned Byte
835 
        int i;
836 
        for (i = 0; i < 16; i++)
837 
          if ((*vA).b[i] == (*vB).b[i])
838 
            (*vS).b[i] = 0xff;
839 
          else
840 
            (*vS).b[i] = 0;
841 
        if (RC)
842 
          ALTIVEC_SET_CR6(vS, 1);
843 
        PPC_INSN_VR_CR(VS_BITMASK, VA_BITMASK | VB_BITMASK, RC ? 0x000000f0 : 0);
844 
 
845 
0.4,6.VS,11.VA,16.VB,21.RC,22.70:VXR:av:vcmpequhx %VD, %VA, %VB:Vector Compare Equal-to Unsigned Half Word
846 
        int i;
847 
        for (i = 0; i < 8; i++)
848 
          if ((*vA).h[i] == (*vB).h[i])
849 
            (*vS).h[i] = 0xffff;
850 
          else
851 
            (*vS).h[i] = 0;
852 
        if (RC)
853 
          ALTIVEC_SET_CR6(vS, 1);
854 
        PPC_INSN_VR_CR(VS_BITMASK, VA_BITMASK | VB_BITMASK, RC ? 0x000000f0 : 0);
855 
 
856 
0.4,6.VS,11.VA,16.VB,21.RC,22.134:VXR:av:vcmpequwx %VD, %VA, %VB:Vector Compare Equal-to Unsigned Word
857 
        int i;
858 
        for (i = 0; i < 4; i++)
859 
          if ((*vA).w[i] == (*vB).w[i])
860 
            (*vS).w[i] = 0xffffffff;
861 
          else
862 
            (*vS).w[i] = 0;
863 
        if (RC)
864 
          ALTIVEC_SET_CR6(vS, 1);
865 
        PPC_INSN_VR_CR(VS_BITMASK, VA_BITMASK | VB_BITMASK, RC ? 0x000000f0 : 0);
866 
 
867 
0.4,6.VS,11.VA,16.VB,21.RC,22.454:VXR:av:vcmpgefpx %VD, %VA, %VB:Vector Compare Greater-Than-or-Equal-to Floating Point
868 
        int i;
869 
        sim_fpu a, b;
870 
        for (i = 0; i < 4; i++) {
871 
          sim_fpu_32to (&a, (*vA).w[i]);
872 
          sim_fpu_32to (&b, (*vB).w[i]);
873 
          if (sim_fpu_is_ge(&a, &b))
874 
            (*vS).w[i] = 0xffffffff;
875 
          else
876 
            (*vS).w[i] = 0;
877 
        }
878 
        if (RC)
879 
          ALTIVEC_SET_CR6(vS, 1);
880 
        PPC_INSN_VR_CR(VS_BITMASK, VA_BITMASK | VB_BITMASK, RC ? 0x000000f0 : 0);
881 
 
882 
0.4,6.VS,11.VA,16.VB,21.RC,22.710:VXR:av:vcmpgtfpx %VD, %VA, %VB:Vector Compare Greater-Than Floating Point
883 
        int i;
884 
        sim_fpu a, b;
885 
        for (i = 0; i < 4; i++) {
886 
          sim_fpu_32to (&a, (*vA).w[i]);
887 
          sim_fpu_32to (&b, (*vB).w[i]);
888 
          if (sim_fpu_is_gt(&a, &b))
889 
            (*vS).w[i] = 0xffffffff;
890 
          else
891 
            (*vS).w[i] = 0;
892 
        }
893 
        if (RC)
894 
          ALTIVEC_SET_CR6(vS, 1);
895 
        PPC_INSN_VR_CR(VS_BITMASK, VA_BITMASK | VB_BITMASK, RC ? 0x000000f0 : 0);
896 
 
897 
0.4,6.VS,11.VA,16.VB,21.RC,22.774:VXR:av:vcmpgtsbx %VD, %VA, %VB:Vector Compare Greater-Than Signed Byte
898 
        int i;
899 
        signed8 a, b;
900 
        for (i = 0; i < 16; i++) {
901 
          a = (*vA).b[i];
902 
          b = (*vB).b[i];
903 
          if (a > b)
904 
            (*vS).b[i] = 0xff;
905 
          else
906 
            (*vS).b[i] = 0;
907 
        }
908 
        if (RC)
909 
          ALTIVEC_SET_CR6(vS, 1);
910 
        PPC_INSN_VR_CR(VS_BITMASK, VA_BITMASK | VB_BITMASK, RC ? 0x000000f0 : 0);
911 
 
912 
0.4,6.VS,11.VA,16.VB,21.RC,22.838:VXR:av:vcmpgtshx %VD, %VA, %VB:Vector Compare Greater-Than Signed Half Word
913 
        int i;
914 
        signed16 a, b;
915 
        for (i = 0; i < 8; i++) {
916 
          a = (*vA).h[i];
917 
          b = (*vB).h[i];
918 
          if (a > b)
919 
            (*vS).h[i] = 0xffff;
920 
          else
921 
            (*vS).h[i] = 0;
922 
        }
923 
        if (RC)
924 
          ALTIVEC_SET_CR6(vS, 1);
925 
        PPC_INSN_VR_CR(VS_BITMASK, VA_BITMASK | VB_BITMASK, RC ? 0x000000f0 : 0);
926 
 
927 
0.4,6.VS,11.VA,16.VB,21.RC,22.902:VXR:av:vcmpgtswx %VD, %VA, %VB:Vector Compare Greater-Than Signed Word
928 
        int i;
929 
        signed32 a, b;
930 
        for (i = 0; i < 4; i++) {
931 
          a = (*vA).w[i];
932 
          b = (*vB).w[i];
933 
          if (a > b)
934 
            (*vS).w[i] = 0xffffffff;
935 
          else
936 
            (*vS).w[i] = 0;
937 
        }
938 
        if (RC)
939 
          ALTIVEC_SET_CR6(vS, 1);
940 
        PPC_INSN_VR_CR(VS_BITMASK, VA_BITMASK | VB_BITMASK, RC ? 0x000000f0 : 0);
941 
 
942 
0.4,6.VS,11.VA,16.VB,21.RC,22.518:VXR:av:vcmpgtubx %VD, %VA, %VB:Vector Compare Greater-Than Unsigned Byte
943 
        int i;
944 
        unsigned8 a, b;
945 
        for (i = 0; i < 16; i++) {
946 
          a = (*vA).b[i];
947 
          b = (*vB).b[i];
948 
          if (a > b)
949 
            (*vS).b[i] = 0xff;
950 
          else
951 
            (*vS).b[i] = 0;
952 
        }
953 
        if (RC)
954 
          ALTIVEC_SET_CR6(vS, 1);
955 
        PPC_INSN_VR_CR(VS_BITMASK, VA_BITMASK | VB_BITMASK, RC ? 0x000000f0 : 0);
956 
 
957 
0.4,6.VS,11.VA,16.VB,21.RC,22.582:VXR:av:vcmpgtuhx %VD, %VA, %VB:Vector Compare Greater-Than Unsigned Half Word
958 
        int i;
959 
        unsigned16 a, b;
960 
        for (i = 0; i < 8; i++) {
961 
          a = (*vA).h[i];
962 
          b = (*vB).h[i];
963 
          if (a > b)
964 
            (*vS).h[i] = 0xffff;
965 
          else
966 
            (*vS).h[i] = 0;
967 
        }
968 
        if (RC)
969 
          ALTIVEC_SET_CR6(vS, 1);
970 
        PPC_INSN_VR_CR(VS_BITMASK, VA_BITMASK | VB_BITMASK, RC ? 0x000000f0 : 0);
971 
 
972 
0.4,6.VS,11.VA,16.VB,21.RC,22.646:VXR:av:vcmpgtuwx %VD, %VA, %VB:Vector Compare Greater-Than Unsigned Word
973 
        int i;
974 
        unsigned32 a, b;
975 
        for (i = 0; i < 4; i++) {
976 
          a = (*vA).w[i];
977 
          b = (*vB).w[i];
978 
          if (a > b)
979 
            (*vS).w[i] = 0xffffffff;
980 
          else
981 
            (*vS).w[i] = 0;
982 
        }
983 
        if (RC)
984 
          ALTIVEC_SET_CR6(vS, 1);
985 
        PPC_INSN_VR_CR(VS_BITMASK, VA_BITMASK | VB_BITMASK, RC ? 0x000000f0 : 0);
986 
 
987 
#
988 
# Vector Convert instructions, 6-65, 6-66.
989 
#
990 
 
991 
0.4,6.VS,11.UIMM,16.VB,21.970:VX:av:vctsxs %VD, %VB, %UIMM:Vector Convert to Signed Fixed-Point Word Saturate
992 
        int i, sat, tempsat;
993 
        signed64 temp;
994 
        sim_fpu a, b, m;
995 
        sat = 0;
996 
        for (i = 0; i < 4; i++) {
997 
          sim_fpu_32to (&b, (*vB).w[i]);
998 
          sim_fpu_u32to (&m, 2 << UIMM, sim_fpu_round_default);
999 
          sim_fpu_mul (&a, &b, &m);
1000 
          sim_fpu_to64i (&temp, &a, sim_fpu_round_default);
1001 
          (*vS).w[i] = altivec_signed_saturate_32(temp, &tempsat);
1002 
          sat |= tempsat;
1003 
        }
1004 
        ALTIVEC_SET_SAT(sat);
1005 
        PPC_INSN_VR_VSCR(VS_BITMASK, VB_BITMASK);
1006 
 
1007 
0.4,6.VS,11.UIMM,16.VB,21.906:VX:av:vctuxs %VD, %VB, %UIMM:Vector Convert to Unsigned Fixed-Point Word Saturate
1008 
        int i, sat, tempsat;
1009 
        signed64 temp;
1010 
        sim_fpu a, b, m;
1011 
        sat = 0;
1012 
        for (i = 0; i < 4; i++) {
1013 
          sim_fpu_32to (&b, (*vB).w[i]);
1014 
          sim_fpu_u32to (&m, 2 << UIMM, sim_fpu_round_default);
1015 
          sim_fpu_mul (&a, &b, &m);
1016 
          sim_fpu_to64u (&temp, &a, sim_fpu_round_default);
1017 
          (*vS).w[i] = altivec_unsigned_saturate_32(temp, &tempsat);
1018 
          sat |= tempsat;
1019 
        }
1020 
        ALTIVEC_SET_SAT(sat);
1021 
        PPC_INSN_VR_VSCR(VS_BITMASK, VB_BITMASK);
1022 
 
1023 
#
1024 
# Vector Estimate instructions, 6-67 ... 6-70.
1025 
#
1026 
 
1027 
0.4,6.VS,11.0,16.VB,21.394:VX:av:vexptefp %VD, %VB:Vector 2 Raised to the Exponent Estimate Floating Point
1028 
        int i;
1029 
        unsigned32 f;
1030 
        signed32 bi;
1031 
        sim_fpu b, d;
1032 
        for (i = 0; i < 4; i++) {
1033 
          /*HACK!*/
1034 
          sim_fpu_32to (&b, (*vB).w[i]);
1035 
          sim_fpu_to32i (&bi, &b, sim_fpu_round_default);
1036 
          bi = 2 ^ bi;
1037 
          sim_fpu_32to (&d, bi);
1038 
          sim_fpu_to32 (&f, &d);
1039 
          (*vS).w[i] = f;
1040 
        }
1041 
        PPC_INSN_VR_VSCR(VS_BITMASK, VB_BITMASK);
1042 
 
1043 
0.4,6.VS,11.0,16.VB,21.458:VX:av:vlogefp %VD, %VB:Vector Log2 Estimate Floating Point
1044 
        int i;
1045 
        unsigned32 c, u, f;
1046 
        sim_fpu b, cfpu, d;
1047 
        for (i = 0; i < 4; i++) {
1048 
          /*HACK!*/
1049 
          sim_fpu_32to (&b, (*vB).w[i]);
1050 
          sim_fpu_to32u (&u, &b, sim_fpu_round_default);
1051 
          for (c = 0; (u /= 2) > 1; c++)
1052 
            ;
1053 
          sim_fpu_32to (&cfpu, c);
1054 
          sim_fpu_add (&d, &b, &cfpu);
1055 
          sim_fpu_to32 (&f, &d);
1056 
          (*vS).w[i] = f;
1057 
        }
1058 
        PPC_INSN_VR_VSCR(VS_BITMASK, VB_BITMASK);
1059 
 
1060 
#
1061 
# Vector Multiply Add instruction, 6-71
1062 
#
1063 
 
1064 
0.4,6.VS,11.VA,16.VB,21.VC,26.46:VAX:av:vmaddfp %VD, %VA, %VB, %VC:Vector Multiply Add Floating Point
1065 
        int i;
1066 
        unsigned32 f;
1067 
        sim_fpu a, b, c, d, e;
1068 
        for (i = 0; i < 4; i++) {
1069 
          sim_fpu_32to (&a, (*vA).w[i]);
1070 
          sim_fpu_32to (&b, (*vB).w[i]);
1071 
          sim_fpu_32to (&c, (*vC).w[i]);
1072 
          sim_fpu_mul (&e, &a, &c);
1073 
          sim_fpu_add (&d, &e, &b);
1074 
          sim_fpu_to32 (&f, &d);
1075 
          (*vS).w[i] = f;
1076 
        }
1077 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK | VC_BITMASK);
1078 
 
1079 
 
1080 
#
1081 
# Vector Maximum instructions, 6-72 ... 6-78.
1082 
#
1083 
 
1084 
0.4,6.VS,11.VA,16.VB,21.1034:VX:av:vmaxfp %VD, %VA, %VB:Vector Maximum Floating Point
1085 
        int i;
1086 
        unsigned32 f;
1087 
        sim_fpu a, b, d;
1088 
        for (i = 0; i < 4; i++) {
1089 
          sim_fpu_32to (&a, (*vA).w[i]);
1090 
          sim_fpu_32to (&b, (*vB).w[i]);
1091 
          sim_fpu_max (&d, &a, &b);
1092 
          sim_fpu_to32 (&f, &d);
1093 
          (*vS).w[i] = f;
1094 
        }
1095 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1096 
 
1097 
0.4,6.VS,11.VA,16.VB,21.258:VX:av:vmaxsb %VD, %VA, %VB:Vector Maximum Signed Byte
1098 
        int i;
1099 
        signed8 a, b;
1100 
        for (i = 0; i < 16; i++) {
1101 
          a = (*vA).b[i];
1102 
          b = (*vB).b[i];
1103 
          if (a > b)
1104 
            (*vS).b[i] = a;
1105 
          else
1106 
            (*vS).b[i] = b;
1107 
        }
1108 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1109 
 
1110 
0.4,6.VS,11.VA,16.VB,21.322:VX:av:vmaxsh %VD, %VA, %VB:Vector Maximum Signed Half Word
1111 
        int i;
1112 
        signed16 a, b;
1113 
        for (i = 0; i < 8; i++) {
1114 
          a = (*vA).h[i];
1115 
          b = (*vB).h[i];
1116 
          if (a > b)
1117 
            (*vS).h[i] = a;
1118 
          else
1119 
            (*vS).h[i] = b;
1120 
        }
1121 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1122 
 
1123 
0.4,6.VS,11.VA,16.VB,21.386:VX:av:vmaxsw %VD, %VA, %VB:Vector Maximum Signed Word
1124 
        int i;
1125 
        signed32 a, b;
1126 
        for (i = 0; i < 4; i++) {
1127 
          a = (*vA).w[i];
1128 
          b = (*vB).w[i];
1129 
          if (a > b)
1130 
            (*vS).w[i] = a;
1131 
          else
1132 
            (*vS).w[i] = b;
1133 
        }
1134 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1135 
 
1136 
0.4,6.VS,11.VA,16.VB,21.2:VX:av:vmaxub %VD, %VA, %VB:Vector Maximum Unsigned Byte
1137 
        int i;
1138 
        unsigned8 a, b;
1139 
        for (i = 0; i < 16; i++) {
1140 
          a = (*vA).b[i];
1141 
          b = (*vB).b[i];
1142 
          if (a > b)
1143 
            (*vS).b[i] = a;
1144 
          else
1145 
            (*vS).b[i] = b;
1146 
        };
1147 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1148 
 
1149 
0.4,6.VS,11.VA,16.VB,21.66:VX:av:vmaxus %VD, %VA, %VB:Vector Maximum Unsigned Half Word
1150 
        int i;
1151 
        unsigned16 a, b;
1152 
        for (i = 0; i < 8; i++) {
1153 
          a = (*vA).h[i];
1154 
          b = (*vB).h[i];
1155 
          if (a > b)
1156 
            (*vS).h[i] = a;
1157 
          else
1158 
            (*vS).h[i] = b;
1159 
        }
1160 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1161 
 
1162 
0.4,6.VS,11.VA,16.VB,21.130:VX:av:vmaxuw %VD, %VA, %VB:Vector Maximum Unsigned Word
1163 
        int i;
1164 
        unsigned32 a, b;
1165 
        for (i = 0; i < 4; i++) {
1166 
          a = (*vA).w[i];
1167 
          b = (*vB).w[i];
1168 
          if (a > b)
1169 
            (*vS).w[i] = a;
1170 
          else
1171 
            (*vS).w[i] = b;
1172 
        }
1173 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1174 
 
1175 
 
1176 
#
1177 
# Vector Multiple High instructions, 6-79, 6-80.
1178 
#
1179 
 
1180 
0.4,6.VS,11.VA,16.VB,21.VC,26.32:VAX:av:vmhaddshs %VD, %VA, %VB, %VC:Vector Multiple High and Add Signed Half Word Saturate
1181 
        int i, sat, tempsat;
1182 
        signed16 a, b;
1183 
        signed32 prod, temp, c;
1184 
        for (i = 0; i < 8; i++) {
1185 
          a = (*vA).h[i];
1186 
          b = (*vB).h[i];
1187 
          c = (signed32)(signed16)(*vC).h[i];
1188 
          prod = (signed32)a * (signed32)b;
1189 
          temp = (prod >> 15) + c;
1190 
          (*vS).h[i] = altivec_signed_saturate_16(temp, &tempsat);
1191 
          sat |= tempsat;
1192 
        }
1193 
        ALTIVEC_SET_SAT(sat);
1194 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK | VC_BITMASK);
1195 
 
1196 
0.4,6.VS,11.VA,16.VB,21.VC,26.33:VAX:av:vmhraddshs %VD, %VA, %VB, %VC:Vector Multiple High Round and Add Signed Half Word Saturate
1197 
        int i, sat, tempsat;
1198 
        signed16 a, b;
1199 
        signed32 prod, temp, c;
1200 
        for (i = 0; i < 8; i++) {
1201 
          a = (*vA).h[i];
1202 
          b = (*vB).h[i];
1203 
          c = (signed32)(signed16)(*vC).h[i];
1204 
          prod = (signed32)a * (signed32)b;
1205 
          prod += 0x4000;
1206 
          temp = (prod >> 15) + c;
1207 
          (*vS).h[i] = altivec_signed_saturate_16(temp, &tempsat);
1208 
          sat |= tempsat;
1209 
        }
1210 
        ALTIVEC_SET_SAT(sat);
1211 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK | VC_BITMASK);
1212 
 
1213 
 
1214 
#
1215 
# Vector Minimum instructions, 6-81 ... 6-87
1216 
#
1217 
 
1218 
0.4,6.VS,11.VA,16.VB,21.1098:VX:av:vminfp %VD, %VA, %VB:Vector Minimum Floating Point
1219 
        int i;
1220 
        unsigned32 f;
1221 
        sim_fpu a, b, d;
1222 
        for (i = 0; i < 4; i++) {
1223 
          sim_fpu_32to (&a, (*vA).w[i]);
1224 
          sim_fpu_32to (&b, (*vB).w[i]);
1225 
          sim_fpu_min (&d, &a, &b);
1226 
          sim_fpu_to32 (&f, &d);
1227 
          (*vS).w[i] = f;
1228 
        }
1229 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1230 
 
1231 
0.4,6.VS,11.VA,16.VB,21.770:VX:av:vminsb %VD, %VA, %VB:Vector Minimum Signed Byte
1232 
        int i;
1233 
        signed8 a, b;
1234 
        for (i = 0; i < 16; i++) {
1235 
          a = (*vA).b[i];
1236 
          b = (*vB).b[i];
1237 
          if (a < b)
1238 
            (*vS).b[i] = a;
1239 
          else
1240 
            (*vS).b[i] = b;
1241 
        }
1242 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1243 
 
1244 
0.4,6.VS,11.VA,16.VB,21.834:VX:av:vminsh %VD, %VA, %VB:Vector Minimum Signed Half Word
1245 
        int i;
1246 
        signed16 a, b;
1247 
        for (i = 0; i < 8; i++) {
1248 
          a = (*vA).h[i];
1249 
          b = (*vB).h[i];
1250 
          if (a < b)
1251 
            (*vS).h[i] = a;
1252 
          else
1253 
            (*vS).h[i] = b;
1254 
        }
1255 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1256 
 
1257 
0.4,6.VS,11.VA,16.VB,21.898:VX:av:vminsw %VD, %VA, %VB:Vector Minimum Signed Word
1258 
        int i;
1259 
        signed32 a, b;
1260 
        for (i = 0; i < 4; i++) {
1261 
          a = (*vA).w[i];
1262 
          b = (*vB).w[i];
1263 
          if (a < b)
1264 
            (*vS).w[i] = a;
1265 
          else
1266 
            (*vS).w[i] = b;
1267 
        }
1268 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1269 
 
1270 
0.4,6.VS,11.VA,16.VB,21.514:VX:av:vminub %VD, %VA, %VB:Vector Minimum Unsigned Byte
1271 
        int i;
1272 
        unsigned8 a, b;
1273 
        for (i = 0; i < 16; i++) {
1274 
          a = (*vA).b[i];
1275 
          b = (*vB).b[i];
1276 
          if (a < b)
1277 
            (*vS).b[i] = a;
1278 
          else
1279 
            (*vS).b[i] = b;
1280 
        };
1281 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1282 
 
1283 
0.4,6.VS,11.VA,16.VB,21.578:VX:av:vminuh %VD, %VA, %VB:Vector Minimum Unsigned Half Word
1284 
        int i;
1285 
        unsigned16 a, b;
1286 
        for (i = 0; i < 8; i++) {
1287 
          a = (*vA).h[i];
1288 
          b = (*vB).h[i];
1289 
          if (a < b)
1290 
            (*vS).h[i] = a;
1291 
          else
1292 
            (*vS).h[i] = b;
1293 
        }
1294 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1295 
 
1296 
0.4,6.VS,11.VA,16.VB,21.642:VX:av:vminuw %VD, %VA, %VB:Vector Minimum Unsigned Word
1297 
        int i;
1298 
        unsigned32 a, b;
1299 
        for (i = 0; i < 4; i++) {
1300 
          a = (*vA).w[i];
1301 
          b = (*vB).w[i];
1302 
          if (a < b)
1303 
            (*vS).w[i] = a;
1304 
          else
1305 
            (*vS).w[i] = b;
1306 
        }
1307 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1308 
 
1309 
 
1310 
#
1311 
# Vector Multiply Low instruction, 6-88
1312 
#
1313 
 
1314 
0.4,6.VS,11.VA,16.VB,21.VC,26.34:VAX:av:vmladduhm %VD, %VA, %VB, %VC:Vector Multiply Low and Add Unsigned Half Word Modulo
1315 
        int i;
1316 
        unsigned16 a, b, c;
1317 
        unsigned32 prod;
1318 
        for (i = 0; i < 8; i++) {
1319 
          a = (*vA).h[i];
1320 
          b = (*vB).h[i];
1321 
          c = (*vC).h[i];
1322 
          prod = (unsigned32)a * (unsigned32)b;
1323 
          (*vS).h[i] = (prod + c) & 0xffff;
1324 
        }
1325 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK | VC_BITMASK);
1326 
 
1327 
 
1328 
#
1329 
# Vector Merge instructions, 6-89 ... 6-94
1330 
#
1331 
 
1332 
0.4,6.VS,11.VA,16.VB,21.12:VX:av:vmrghb %VD, %VA, %VB:Vector Merge High Byte
1333 
        int i;
1334 
        for (i = 0; i < 16; i += 2) {
1335 
          (*vS).b[AV_BINDEX(i)] = (*vA).b[AV_BINDEX(i/2)];
1336 
          (*vS).b[AV_BINDEX(i+1)] = (*vB).b[AV_BINDEX(i/2)];
1337 
        }
1338 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1339 
 
1340 
0.4,6.VS,11.VA,16.VB,21.76:VX:av:vmrghh %VD, %VA, %VB:Vector Merge High Half Word
1341 
        int i;
1342 
        for (i = 0; i < 8; i += 2) {
1343 
          (*vS).h[AV_HINDEX(i)] = (*vA).h[AV_HINDEX(i/2)];
1344 
          (*vS).h[AV_HINDEX(i+1)] = (*vB).h[AV_HINDEX(i/2)];
1345 
        }
1346 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1347 
 
1348 
0.4,6.VS,11.VA,16.VB,21.140:VX:av:vmrghw %VD, %VA, %VB:Vector Merge High Word
1349 
        int i;
1350 
        for (i = 0; i < 4; i += 2) {
1351 
          (*vS).w[i] = (*vA).w[i/2];
1352 
          (*vS).w[i+1] = (*vB).w[i/2];
1353 
        }
1354 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1355 
 
1356 
0.4,6.VS,11.VA,16.VB,21.268:VX:av:vmrglb %VD, %VA, %VB:Vector Merge Low Byte
1357 
        int i;
1358 
        for (i = 0; i < 16; i += 2) {
1359 
          (*vS).b[AV_BINDEX(i)] = (*vA).b[AV_BINDEX((i/2) + 8)];
1360 
          (*vS).b[AV_BINDEX(i+1)] = (*vB).b[AV_BINDEX((i/2) + 8)];
1361 
        }
1362 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1363 
 
1364 
0.4,6.VS,11.VA,16.VB,21.332:VX:av:vmrglh %VD, %VA, %VB:Vector Merge Low Half Word
1365 
        int i;
1366 
        for (i = 0; i < 8; i += 2) {
1367 
          (*vS).h[AV_HINDEX(i)] = (*vA).h[AV_HINDEX((i/2) + 4)];
1368 
          (*vS).h[AV_HINDEX(i+1)] = (*vB).h[AV_HINDEX((i/2) + 4)];
1369 
        }
1370 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1371 
 
1372 
0.4,6.VS,11.VA,16.VB,21.396:VX:av:vmrglw %VD, %VA, %VB:Vector Merge Low Word
1373 
        int i;
1374 
        for (i = 0; i < 4; i += 2) {
1375 
          (*vS).w[i] = (*vA).w[(i/2) + 2];
1376 
          (*vS).w[i+1] = (*vB).w[(i/2) + 2];
1377 
        }
1378 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1379 
 
1380 
 
1381 
#
1382 
# Vector Multiply Sum instructions, 6-95 ... 6-100
1383 
#
1384 
 
1385 
0.4,6.VS,11.VA,16.VB,21.VC,26.37:VAX:av:vmsummbm %VD, %VA, %VB, %VC:Vector Multiply Sum Mixed-Sign Byte Modulo
1386 
        int i, j;
1387 
        signed32 temp;
1388 
        signed16 prod, a;
1389 
        unsigned16 b;
1390 
        for (i = 0; i < 4; i++) {
1391 
          temp = (*vC).w[i];
1392 
          for (j = 0; j < 4; j++) {
1393 
            a = (signed16)(signed8)(*vA).b[i*4+j];
1394 
            b = (*vB).b[i*4+j];
1395 
            prod = a * b;
1396 
            temp += (signed32)prod;
1397 
          }
1398 
          (*vS).w[i] = temp;
1399 
        }
1400 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK | VC_BITMASK);
1401 
 
1402 
0.4,6.VS,11.VA,16.VB,21.VC,26.40:VAX:av:vmsumshm %VD, %VA, %VB, %VC:Vector Multiply Sum Signed Half Word Modulo
1403 
        int i, j;
1404 
        signed32 temp, prod, a, b;
1405 
        for (i = 0; i < 4; i++) {
1406 
          temp = (*vC).w[i];
1407 
          for (j = 0; j < 2; j++) {
1408 
            a = (signed32)(signed16)(*vA).h[i*2+j];
1409 
            b = (signed32)(signed16)(*vB).h[i*2+j];
1410 
            prod = a * b;
1411 
            temp += prod;
1412 
          }
1413 
          (*vS).w[i] = temp;
1414 
        }
1415 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK | VC_BITMASK);
1416 
 
1417 
0.4,6.VS,11.VA,16.VB,21.VC,26.41:VAX:av:vmsumshs %VD, %VA, %VB, %VC:Vector Multiply Sum Signed Half Word Saturate
1418 
        int i, j, sat, tempsat;
1419 
        signed64 temp;
1420 
        signed32 prod, a, b;
1421 
        sat = 0;
1422 
        for (i = 0; i < 4; i++) {
1423 
          temp = (signed64)(signed32)(*vC).w[i];
1424 
          for (j = 0; j < 2; j++) {
1425 
            a = (signed32)(signed16)(*vA).h[i*2+j];
1426 
            b = (signed32)(signed16)(*vB).h[i*2+j];
1427 
            prod = a * b;
1428 
            temp += (signed64)prod;
1429 
          }
1430 
          (*vS).w[i] = altivec_signed_saturate_32(temp, &tempsat);
1431 
          sat |= tempsat;
1432 
        }
1433 
        ALTIVEC_SET_SAT(sat);
1434 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK | VC_BITMASK);
1435 
 
1436 
0.4,6.VS,11.VA,16.VB,21.VC,26.36:VAX:av:vmsumubm %VD, %VA, %VB, %VC:Vector Multiply Sum Unsigned Byte Modulo
1437 
        int i, j;
1438 
        unsigned32 temp;
1439 
        unsigned16 prod, a, b;
1440 
        for (i = 0; i < 4; i++) {
1441 
          temp = (*vC).w[i];
1442 
          for (j = 0; j < 4; j++) {
1443 
            a = (*vA).b[i*4+j];
1444 
            b = (*vB).b[i*4+j];
1445 
            prod = a * b;
1446 
            temp += prod;
1447 
          }
1448 
          (*vS).w[i] = temp;
1449 
        }
1450 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK | VC_BITMASK);
1451 
 
1452 
0.4,6.VS,11.VA,16.VB,21.VC,26.38:VAX:av:vmsumuhm %VD, %VA, %VB, %VC:Vector Multiply Sum Unsigned Half Word Modulo
1453 
        int i, j;
1454 
        unsigned32 temp, prod, a, b;
1455 
        for (i = 0; i < 4; i++) {
1456 
          temp = (*vC).w[i];
1457 
          for (j = 0; j < 2; j++) {
1458 
            a = (*vA).h[i*2+j];
1459 
            b = (*vB).h[i*2+j];
1460 
            prod = a * b;
1461 
            temp += prod;
1462 
          }
1463 
          (*vS).w[i] = temp;
1464 
        }
1465 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK | VC_BITMASK);
1466 
 
1467 
0.4,6.VS,11.VA,16.VB,21.VC,26.39:VAX:av:vmsumuhs %VD, %VA, %VB, %VC:Vector Multiply Sum Unsigned Half Word Saturate
1468 
        int i, j, sat, tempsat;
1469 
        unsigned32 temp, prod, a, b;
1470 
        sat = 0;
1471 
        for (i = 0; i < 4; i++) {
1472 
          temp = (*vC).w[i];
1473 
          for (j = 0; j < 2; j++) {
1474 
            a = (*vA).h[i*2+j];
1475 
            b = (*vB).h[i*2+j];
1476 
            prod = a * b;
1477 
            temp += prod;
1478 
          }
1479 
          (*vS).w[i] = altivec_unsigned_saturate_32(temp, &tempsat);
1480 
          sat |= tempsat;
1481 
        }
1482 
        ALTIVEC_SET_SAT(sat);
1483 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK | VC_BITMASK);
1484 
 
1485 
 
1486 
#
1487 
# Vector Multiply Even/Odd instructions, 6-101 ... 6-108
1488 
#
1489 
 
1490 
0.4,6.VS,11.VA,16.VB,21.776:VX:av:vmulesb %VD, %VA, %VB:Vector Multiply Even Signed Byte
1491 
        int i;
1492 
        signed8 a, b;
1493 
        signed16 prod;
1494 
        for (i = 0; i < 8; i++) {
1495 
          a = (*vA).b[AV_BINDEX(i*2)];
1496 
          b = (*vB).b[AV_BINDEX(i*2)];
1497 
          prod = a * b;
1498 
          (*vS).h[AV_HINDEX(i)] = prod;
1499 
        }
1500 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1501 
 
1502 
0.4,6.VS,11.VA,16.VB,21.840:VX:av:vmulesh %VD, %VA, %VB:Vector Multiply Even Signed Half Word
1503 
        int i;
1504 
        signed16 a, b;
1505 
        signed32 prod;
1506 
        for (i = 0; i < 4; i++) {
1507 
          a = (*vA).h[AV_HINDEX(i*2)];
1508 
          b = (*vB).h[AV_HINDEX(i*2)];
1509 
          prod = a * b;
1510 
          (*vS).w[i] = prod;
1511 
        }
1512 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1513 
 
1514 
0.4,6.VS,11.VA,16.VB,21.520:VX:av:vmuleub %VD, %VA, %VB:Vector Multiply Even Unsigned Byte
1515 
        int i;
1516 
        unsigned8 a, b;
1517 
        unsigned16 prod;
1518 
        for (i = 0; i < 8; i++) {
1519 
          a = (*vA).b[AV_BINDEX(i*2)];
1520 
          b = (*vB).b[AV_BINDEX(i*2)];
1521 
          prod = a * b;
1522 
          (*vS).h[AV_HINDEX(i)] = prod;
1523 
        }
1524 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1525 
 
1526 
0.4,6.VS,11.VA,16.VB,21.584:VX:av:vmuleuh %VD, %VA, %VB:Vector Multiply Even Unsigned Half Word
1527 
        int i;
1528 
        unsigned16 a, b;
1529 
        unsigned32 prod;
1530 
        for (i = 0; i < 4; i++) {
1531 
          a = (*vA).h[AV_HINDEX(i*2)];
1532 
          b = (*vB).h[AV_HINDEX(i*2)];
1533 
          prod = a * b;
1534 
          (*vS).w[i] = prod;
1535 
        }
1536 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1537 
 
1538 
0.4,6.VS,11.VA,16.VB,21.264:VX:av:vmulosb %VD, %VA, %VB:Vector Multiply Odd Signed Byte
1539 
        int i;
1540 
        signed8 a, b;
1541 
        signed16 prod;
1542 
        for (i = 0; i < 8; i++) {
1543 
          a = (*vA).b[AV_BINDEX((i*2)+1)];
1544 
          b = (*vB).b[AV_BINDEX((i*2)+1)];
1545 
          prod = a * b;
1546 
          (*vS).h[AV_HINDEX(i)] = prod;
1547 
        }
1548 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1549 
 
1550 
0.4,6.VS,11.VA,16.VB,21.328:VX:av:vmulosh %VD, %VA, %VB:Vector Multiply Odd Signed Half Word
1551 
        int i;
1552 
        signed16 a, b;
1553 
        signed32 prod;
1554 
        for (i = 0; i < 4; i++) {
1555 
          a = (*vA).h[AV_HINDEX((i*2)+1)];
1556 
          b = (*vB).h[AV_HINDEX((i*2)+1)];
1557 
          prod = a * b;
1558 
          (*vS).w[i] = prod;
1559 
        }
1560 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1561 
 
1562 
0.4,6.VS,11.VA,16.VB,21.8:VX:av:vmuloub %VD, %VA, %VB:Vector Multiply Odd Unsigned Byte
1563 
        int i;
1564 
        unsigned8 a, b;
1565 
        unsigned16 prod;
1566 
        for (i = 0; i < 8; i++) {
1567 
          a = (*vA).b[AV_BINDEX((i*2)+1)];
1568 
          b = (*vB).b[AV_BINDEX((i*2)+1)];
1569 
          prod = a * b;
1570 
          (*vS).h[AV_HINDEX(i)] = prod;
1571 
        }
1572 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1573 
 
1574 
0.4,6.VS,11.VA,16.VB,21.72:VX:av:vmulouh %VD, %VA, %VB:Vector Multiply Odd Unsigned Half Word
1575 
        int i;
1576 
        unsigned16 a, b;
1577 
        unsigned32 prod;
1578 
        for (i = 0; i < 4; i++) {
1579 
          a = (*vA).h[AV_HINDEX((i*2)+1)];
1580 
          b = (*vB).h[AV_HINDEX((i*2)+1)];
1581 
          prod = a * b;
1582 
          (*vS).w[i] = prod;
1583 
        }
1584 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1585 
 
1586 
 
1587 
#
1588 
# Vector Negative Multiply-Subtract instruction, 6-109
1589 
#
1590 
 
1591 
0.4,6.VS,11.VA,16.VB,21.VC,26.47:VX:av:vnmsubfp %VD, %VA, %VB, %VC:Vector Negative Multiply-Subtract Floating Point
1592 
        int i;
1593 
        unsigned32 f;
1594 
        sim_fpu a, b, c, d, i1, i2;
1595 
        for (i = 0; i < 4; i++) {
1596 
          sim_fpu_32to (&a, (*vA).w[i]);
1597 
          sim_fpu_32to (&b, (*vB).w[i]);
1598 
          sim_fpu_32to (&c, (*vC).w[i]);
1599 
          sim_fpu_mul (&i1, &a, &c);
1600 
          sim_fpu_sub (&i2, &i1, &b);
1601 
          sim_fpu_neg (&d, &i2);
1602 
          sim_fpu_to32 (&f, &d);
1603 
          (*vS).w[i] = f;
1604 
        }
1605 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK | VC_BITMASK);
1606 
 
1607 
 
1608 
#
1609 
# Vector Logical OR instructions, 6-110, 6-111, 6-177
1610 
#
1611 
 
1612 
0.4,6.VS,11.VA,16.VB,21.1284:VX:av:vnor %VD, %VA, %VB:Vector Logical NOR
1613 
        int i;
1614 
        for (i = 0; i < 4; i++)
1615 
          (*vS).w[i] = ~((*vA).w[i] | (*vB).w[i]);
1616 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1617 
 
1618 
0.4,6.VS,11.VA,16.VB,21.1156:VX:av:vor %VD, %VA, %VB:Vector Logical OR
1619 
        int i;
1620 
        for (i = 0; i < 4; i++)
1621 
          (*vS).w[i] = (*vA).w[i] | (*vB).w[i];
1622 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1623 
 
1624 
0.4,6.VS,11.VA,16.VB,21.1220:VX:av:vxor %VD, %VA, %VB:Vector Logical XOR
1625 
        int i;
1626 
        for (i = 0; i < 4; i++)
1627 
          (*vS).w[i] = (*vA).w[i] ^ (*vB).w[i];
1628 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1629 
 
1630 
 
1631 
#
1632 
# Vector Permute instruction, 6-112
1633 
#
1634 
 
1635 
0.4,6.VS,11.VA,16.VB,21.VC,26.43:VX:av:vperm %VD, %VA, %VB, %VC:Vector Permute
1636 
        int i, who;
1637 
        for (i = 0; i < 16; i++) {
1638 
          who = (*vC).b[AV_BINDEX(i)] & 0x1f;
1639 
          if (who & 0x10)
1640 
            (*vS).b[AV_BINDEX(i)] = (*vB).b[AV_BINDEX(who & 0xf)];
1641 
          else
1642 
            (*vS).b[AV_BINDEX(i)] = (*vA).b[AV_BINDEX(who & 0xf)];
1643 
        }
1644 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK | VC_BITMASK);
1645 
 
1646 
 
1647 
#
1648 
# Vector Pack instructions, 6-113 ... 6-121
1649 
#
1650 
 
1651 
0.4,6.VS,11.VA,16.VB,21.782:VX:av:vpkpx %VD, %VA, %VB:Vector Pack Pixel32
1652 
        int i;
1653 
        for (i = 0; i < 4; i++) {
1654 
          (*vS).h[AV_HINDEX(i+4)] = ((((*vB).w[i]) >> 9) & 0xfc00)
1655 
                       | ((((*vB).w[i]) >> 6) & 0x03e0)
1656 
                       | ((((*vB).w[i]) >> 3) & 0x001f);
1657 
          (*vS).h[AV_HINDEX(i)] = ((((*vA).w[i]) >> 9) & 0xfc00)
1658 
                     | ((((*vA).w[i]) >> 6) & 0x03e0)
1659 
                     | ((((*vA).w[i]) >> 3) & 0x001f);
1660 
        }
1661 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1662 
 
1663 
0.4,6.VS,11.VA,16.VB,21.398:VX:av:vpkshss %VD, %VA, %VB:Vector Pack Signed Half Word Signed Saturate
1664 
        int i, sat, tempsat;
1665 
        signed16 temp;
1666 
        sat = 0;
1667 
        for (i = 0; i < 16; i++) {
1668 
          if (i < 8)
1669 
            temp = (*vA).h[AV_HINDEX(i)];
1670 
          else
1671 
            temp = (*vB).h[AV_HINDEX(i-8)];
1672 
          (*vS).b[AV_BINDEX(i)] = altivec_signed_saturate_8(temp, &tempsat);
1673 
          sat |= tempsat;
1674 
        }
1675 
        ALTIVEC_SET_SAT(sat);
1676 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1677 
 
1678 
0.4,6.VS,11.VA,16.VB,21.270:VX:av:vpkshus %VD, %VA, %VB:Vector Pack Signed Half Word Unsigned Saturate
1679 
        int i, sat, tempsat;
1680 
        signed16 temp;
1681 
        sat = 0;
1682 
        for (i = 0; i < 16; i++) {
1683 
          if (i < 8)
1684 
            temp = (*vA).h[AV_HINDEX(i)];
1685 
          else
1686 
            temp = (*vB).h[AV_HINDEX(i-8)];
1687 
          (*vS).b[AV_BINDEX(i)] = altivec_unsigned_saturate_8(temp, &tempsat);
1688 
          sat |= tempsat;
1689 
        }
1690 
        ALTIVEC_SET_SAT(sat);
1691 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1692 
 
1693 
0.4,6.VS,11.VA,16.VB,21.462:VX:av:vpkswss %VD, %VA, %VB:Vector Pack Signed Word Signed Saturate
1694 
        int i, sat, tempsat;
1695 
        signed32 temp;
1696 
        sat = 0;
1697 
        for (i = 0; i < 8; i++) {
1698 
          if (i < 4)
1699 
            temp = (*vA).w[i];
1700 
          else
1701 
            temp = (*vB).w[i-4];
1702 
          (*vS).h[AV_HINDEX(i)] = altivec_signed_saturate_16(temp, &tempsat);
1703 
          sat |= tempsat;
1704 
        }
1705 
        ALTIVEC_SET_SAT(sat);
1706 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1707 
 
1708 
0.4,6.VS,11.VA,16.VB,21.334:VX:av:vpkswus %VD, %VA, %VB:Vector Pack Signed Word Unsigned Saturate
1709 
        int i, sat, tempsat;
1710 
        signed32 temp;
1711 
        sat = 0;
1712 
        for (i = 0; i < 8; i++) {
1713 
          if (i < 4)
1714 
            temp = (*vA).w[i];
1715 
          else
1716 
            temp = (*vB).w[i-4];
1717 
          (*vS).h[AV_HINDEX(i)] = altivec_unsigned_saturate_16(temp, &tempsat);
1718 
          sat |= tempsat;
1719 
        }
1720 
        ALTIVEC_SET_SAT(sat);
1721 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1722 
 
1723 
0.4,6.VS,11.VA,16.VB,21.14:VX:av:vpkuhum %VD, %VA, %VB:Vector Pack Unsigned Half Word Unsigned Modulo
1724 
        int i;
1725 
        for (i = 0; i < 16; i++)
1726 
          if (i < 8)
1727 
            (*vS).b[AV_BINDEX(i)] = (*vA).h[AV_HINDEX(i)];
1728 
          else
1729 
            (*vS).b[AV_BINDEX(i)] = (*vB).h[AV_HINDEX(i-8)];
1730 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1731 
 
1732 
0.4,6.VS,11.VA,16.VB,21.142:VX:av:vpkuhus %VD, %VA, %VB:Vector Pack Unsigned Half Word Unsigned Saturate
1733 
        int i, sat, tempsat;
1734 
        signed16 temp;
1735 
        sat = 0;
1736 
        for (i = 0; i < 16; i++) {
1737 
          if (i < 8)
1738 
            temp = (*vA).h[AV_HINDEX(i)];
1739 
          else
1740 
            temp = (*vB).h[AV_HINDEX(i-8)];
1741 
          /* force positive in signed16, ok as we'll toss the bit away anyway */
1742 
          temp &= ~0x8000;
1743 
          (*vS).b[AV_BINDEX(i)] = altivec_unsigned_saturate_8(temp, &tempsat);
1744 
          sat |= tempsat;
1745 
        }
1746 
        ALTIVEC_SET_SAT(sat);
1747 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1748 
 
1749 
0.4,6.VS,11.VA,16.VB,21.78:VX:av:vpkuwum %VD, %VA, %VB:Vector Pack Unsigned Word Unsigned Modulo
1750 
        int i;
1751 
        for (i = 0; i < 8; i++)
1752 
          if (i < 8)
1753 
            (*vS).h[AV_HINDEX(i)] = (*vA).w[i];
1754 
          else
1755 
            (*vS).h[AV_HINDEX(i)] = (*vB).w[i-8];
1756 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1757 
 
1758 
0.4,6.VS,11.VA,16.VB,21.206:VX:av:vpkuwus %VD, %VA, %VB:Vector Pack Unsigned Word Unsigned Saturate
1759 
        int i, sat, tempsat;
1760 
        signed32 temp;
1761 
        sat = 0;
1762 
        for (i = 0; i < 8; i++) {
1763 
          if (i < 4)
1764 
            temp = (*vA).w[i];
1765 
          else
1766 
            temp = (*vB).w[i-4];
1767 
          /* force positive in signed32, ok as we'll toss the bit away anyway */
1768 
          temp &= ~0x80000000;
1769 
          (*vS).h[AV_HINDEX(i)] = altivec_unsigned_saturate_16(temp, &tempsat);
1770 
          sat |= tempsat;
1771 
        }
1772 
        ALTIVEC_SET_SAT(sat);
1773 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1774 
 
1775 
 
1776 
#
1777 
# Vector Reciprocal instructions, 6-122, 6-123, 6-131
1778 
#
1779 
 
1780 
0.4,6.VS,11.0,16.VB,21.266:VX:av:vrefp %VD, %VB:Vector Reciprocal Estimate Floating Point
1781 
        int i;
1782 
        unsigned32 f;
1783 
        sim_fpu op, d;
1784 
        for (i = 0; i < 4; i++) {
1785 
          sim_fpu_32to (&op, (*vB).w[i]);
1786 
          sim_fpu_div (&d, &sim_fpu_one, &op);
1787 
          sim_fpu_to32 (&f, &d);
1788 
          (*vS).w[i] = f;
1789 
        }
1790 
        PPC_INSN_VR(VS_BITMASK, VB_BITMASK);
1791 
 
1792 
0.4,6.VS,11.0,16.VB,21.330:VX:av:vrsqrtefp %VD, %VB:Vector Reciprocal Square Root Estimate Floating Point
1793 
        int i;
1794 
        unsigned32 f;
1795 
        sim_fpu op, i1, one, d;
1796 
        for (i = 0; i < 4; i++) {
1797 
          sim_fpu_32to (&op, (*vB).w[i]);
1798 
          sim_fpu_sqrt (&i1, &op);
1799 
          sim_fpu_div (&d, &sim_fpu_one, &i1);
1800 
          sim_fpu_to32 (&f, &d);
1801 
          (*vS).w[i] = f;
1802 
        }
1803 
        PPC_INSN_VR(VS_BITMASK, VB_BITMASK);
1804 
 
1805 
 
1806 
#
1807 
# Vector Round instructions, 6-124 ... 6-127
1808 
#
1809 
 
1810 
0.4,6.VS,11.0,16.VB,21.714:VX:av:vrfim %VD, %VB:Vector Round to Floating-Point Integer towards Minus Infinity
1811 
        int i;
1812 
        unsigned32 f;
1813 
        sim_fpu op;
1814 
        for (i = 0; i < 4; i++) {
1815 
          sim_fpu_32to (&op, (*vB).w[i]);
1816 
          sim_fpu_round_32(&op, sim_fpu_round_down, sim_fpu_denorm_default);
1817 
          sim_fpu_to32 (&f, &op);
1818 
          (*vS).w[i] = f;
1819 
        }
1820 
        PPC_INSN_VR(VS_BITMASK, VB_BITMASK);
1821 
 
1822 
0.4,6.VS,11.0,16.VB,21.522:VX:av:vrfin %VD, %VB:Vector Round to Floating-Point Integer Nearest
1823 
        int i;
1824 
        unsigned32 f;
1825 
        sim_fpu op;
1826 
        for (i = 0; i < 4; i++) {
1827 
          sim_fpu_32to (&op, (*vB).w[i]);
1828 
          sim_fpu_round_32(&op, sim_fpu_round_near, sim_fpu_denorm_default);
1829 
          sim_fpu_to32 (&f, &op);
1830 
          (*vS).w[i] = f;
1831 
        }
1832 
        PPC_INSN_VR(VS_BITMASK, VB_BITMASK);
1833 
 
1834 
0.4,6.VS,11.0,16.VB,21.650:VX:av:vrfip %VD, %VB:Vector Round to Floating-Point Integer towards Plus Infinity
1835 
        int i;
1836 
        unsigned32 f;
1837 
        sim_fpu op;
1838 
        for (i = 0; i < 4; i++) {
1839 
          sim_fpu_32to (&op, (*vB).w[i]);
1840 
          sim_fpu_round_32(&op, sim_fpu_round_up, sim_fpu_denorm_default);
1841 
          sim_fpu_to32 (&f, &op);
1842 
          (*vS).w[i] = f;
1843 
        }
1844 
        PPC_INSN_VR(VS_BITMASK, VB_BITMASK);
1845 
 
1846 
0.4,6.VS,11.0,16.VB,21.586:VX:av:vrfiz %VD, %VB:Vector Round to Floating-Point Integer towards Zero
1847 
        int i;
1848 
        unsigned32 f;
1849 
        sim_fpu op;
1850 
        for (i = 0; i < 4; i++) {
1851 
          sim_fpu_32to (&op, (*vB).w[i]);
1852 
          sim_fpu_round_32(&op, sim_fpu_round_zero, sim_fpu_denorm_default);
1853 
          sim_fpu_to32 (&f, &op);
1854 
          (*vS).w[i] = f;
1855 
        }
1856 
        PPC_INSN_VR(VS_BITMASK, VB_BITMASK);
1857 
 
1858 
 
1859 
#
1860 
# Vector Rotate Left instructions, 6-128 ... 6-130
1861 
#
1862 
 
1863 
0.4,6.VS,11.VA,16.VB,21.4:VX:av:vrlb %VD, %VA, %VB:Vector Rotate Left Integer Byte
1864 
        int i;
1865 
        unsigned16 temp;
1866 
        for (i = 0; i < 16; i++) {
1867 
          temp = (unsigned16)(*vA).b[i] << (((*vB).b[i]) & 7);
1868 
          (*vS).b[i] = (temp & 0xff) | ((temp >> 8) & 0xff);
1869 
        }
1870 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1871 
 
1872 
0.4,6.VS,11.VA,16.VB,21.68:VX:av:vrlh %VD, %VA, %VB:Vector Rotate Left Integer Half Word
1873 
        int i;
1874 
        unsigned32 temp;
1875 
        for (i = 0; i < 8; i++) {
1876 
          temp = (unsigned32)(*vA).h[i] << (((*vB).h[i]) & 0xf);
1877 
          (*vS).h[i] = (temp & 0xffff) | ((temp >> 16) & 0xffff);
1878 
        }
1879 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1880 
 
1881 
0.4,6.VS,11.VA,16.VB,21.132:VX:av:vrlw %VD, %VA, %VB:Vector Rotate Left Integer Word
1882 
        int i;
1883 
        unsigned64 temp;
1884 
        for (i = 0; i < 4; i++) {
1885 
          temp = (unsigned64)(*vA).w[i] << (((*vB).w[i]) & 0x1f);
1886 
          (*vS).w[i] = (temp & 0xffffffff) | ((temp >> 32) & 0xffffffff);
1887 
        }
1888 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1889 
 
1890 
 
1891 
#
1892 
# Vector Conditional Select instruction, 6-133
1893 
#
1894 
 
1895 
0.4,6.VS,11.VA,16.VB,21.VC,26.42:VAX:av:vsel %VD, %VA, %VB, %VC:Vector Conditional Select
1896 
        int i;
1897 
        unsigned32 c;
1898 
        for (i = 0; i < 4; i++) {
1899 
          c = (*vC).w[i];
1900 
          (*vS).w[i] = ((*vB).w[i] & c) | ((*vA).w[i] & ~c);
1901 
        }
1902 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK | VC_BITMASK);
1903 
 
1904 
#
1905 
# Vector Shift Left instructions, 6-134 ... 6-139
1906 
#
1907 
 
1908 
0.4,6.VS,11.VA,16.VB,21.452:VX:av:vsl %VD, %VA, %VB:Vector Shift Left
1909 
        int sh, i, j, carry, new_carry;
1910 
        sh = (*vB).b[0] & 7;       /* don't bother checking everything */
1911 
        carry = 0;
1912 
        for (j = 3; j >= 0; j--) {
1913 
          if (CURRENT_TARGET_BYTE_ORDER == BIG_ENDIAN)
1914 
            i = j;
1915 
          else
1916 
            i = (j + 2) % 4;
1917 
          new_carry = (*vA).w[i] >> (32 - sh);
1918 
          (*vS).w[i] = ((*vA).w[i] << sh) | carry;
1919 
          carry = new_carry;
1920 
        }
1921 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1922 
 
1923 
0.4,6.VS,11.VA,16.VB,21.260:VX:av:vslb %VD, %VA, %VB:Vector Shift Left Integer Byte
1924 
        int i, sh;
1925 
        for (i = 0; i < 16; i++) {
1926 
          sh = ((*vB).b[i]) & 7;
1927 
          (*vS).b[i] = (*vA).b[i] << sh;
1928 
        }
1929 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1930 
 
1931 
0.4,6.VS,11.VA,16.VB,21.0,22.SH,26.44:VX:av:vsldol %VD, %VA, %VB:Vector Shift Left Double by Octet Immediate
1932 
        int i, j;
1933 
        for (j = 0, i = SH; i < 16; i++)
1934 
          (*vS).b[j++] = (*vA).b[i];
1935 
        for (i = 0; i < SH; i++)
1936 
          (*vS).b[j++] = (*vB).b[i];
1937 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1938 
 
1939 
0.4,6.VS,11.VA,16.VB,21.324:VX:av:vslh %VD, %VA, %VB:Vector Shift Left Half Word
1940 
        int i, sh;
1941 
        for (i = 0; i < 8; i++) {
1942 
          sh = ((*vB).h[i]) & 0xf;
1943 
          (*vS).h[i] = (*vA).h[i] << sh;
1944 
        }
1945 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1946 
 
1947 
0.4,6.VS,11.VA,16.VB,21.1036:VX:av:vslo %VD, %VA, %VB:Vector Shift Left by Octet
1948 
        int i, sh;
1949 
        if (CURRENT_TARGET_BYTE_ORDER == BIG_ENDIAN)
1950 
          sh = ((*vB).b[AV_BINDEX(15)] >> 3) & 0xf;
1951 
        else
1952 
          sh = ((*vB).b[AV_BINDEX(0)] >> 3) & 0xf;
1953 
        for (i = 0; i < 16; i++) {
1954 
          if (15 - i > sh)
1955 
            (*vS).b[AV_BINDEX(i)] = (*vA).b[AV_BINDEX(i + sh)];
1956 
          else
1957 
            (*vS).b[AV_BINDEX(i)] = 0;
1958 
        }
1959 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1960 
 
1961 
0.4,6.VS,11.VA,16.VB,21.388:VX:av:vslw %VD, %VA, %VB:Vector Shift Left Integer Word
1962 
        int i, sh;
1963 
        for (i = 0; i < 4; i++) {
1964 
          sh = ((*vB).w[i]) & 0x1f;
1965 
          (*vS).w[i] = (*vA).w[i] << sh;
1966 
        }
1967 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
1968 
 
1969 
 
1970 
#
1971 
# Vector Splat instructions, 6-140 ... 6-145
1972 
#
1973 
 
1974 
0.4,6.VS,11.UIMM,16.VB,21.524:VX:av:vspltb %VD, %VB, %UIMM:Vector Splat Byte
1975 
        int i;
1976 
        unsigned8 b;
1977 
        b = (*vB).b[AV_BINDEX(UIMM & 0xf)];
1978 
        for (i = 0; i < 16; i++)
1979 
          (*vS).b[i] = b;
1980 
        PPC_INSN_VR(VS_BITMASK, VB_BITMASK);
1981 
 
1982 
0.4,6.VS,11.UIMM,16.VB,21.588:VX:av:vsplth %VD, %VB, %UIMM:Vector Splat Half Word
1983 
        int i;
1984 
        unsigned16 h;
1985 
        h = (*vB).h[AV_HINDEX(UIMM & 0x7)];
1986 
        for (i = 0; i < 8; i++)
1987 
          (*vS).h[i] = h;
1988 
        PPC_INSN_VR(VS_BITMASK, VB_BITMASK);
1989 
 
1990 
0.4,6.VS,11.SIMM,16.0,21.780:VX:av:vspltisb %VD, %SIMM:Vector Splat Immediate Signed Byte
1991 
        int i;
1992 
        signed8 b = SIMM;
1993 
        /* manual 5-bit signed extension */
1994 
        if (b & 0x10)
1995 
          b -= 0x20;
1996 
        for (i = 0; i < 16; i++)
1997 
          (*vS).b[i] = b;
1998 
        PPC_INSN_VR(VS_BITMASK, 0);
1999 
 
2000 
0.4,6.VS,11.SIMM,16.0,21.844:VX:av:vspltish %VD, %SIMM:Vector Splat Immediate Signed Half Word
2001 
        int i;
2002 
        signed16 h = SIMM;
2003 
        /* manual 5-bit signed extension */
2004 
        if (h & 0x10)
2005 
          h -= 0x20;
2006 
        for (i = 0; i < 8; i++)
2007 
          (*vS).h[i] = h;
2008 
        PPC_INSN_VR(VS_BITMASK, 0);
2009 
 
2010 
0.4,6.VS,11.SIMM,16.0,21.908:VX:av:vspltisw %VD, %SIMM:Vector Splat Immediate Signed Word
2011 
        int i;
2012 
        signed32 w = SIMM;
2013 
        /* manual 5-bit signed extension */
2014 
        if (w & 0x10)
2015 
          w -= 0x20;
2016 
        for (i = 0; i < 4; i++)
2017 
          (*vS).w[i] = w;
2018 
        PPC_INSN_VR(VS_BITMASK, 0);
2019 
 
2020 
0.4,6.VS,11.UIMM,16.VB,21.652:VX:av:vspltw %VD, %VB, %UIMM:Vector Splat Word
2021 
        int i;
2022 
        unsigned32 w;
2023 
        w = (*vB).w[UIMM & 0x3];
2024 
        for (i = 0; i < 4; i++)
2025 
          (*vS).w[i] = w;
2026 
        PPC_INSN_VR(VS_BITMASK, VB_BITMASK);
2027 
 
2028 
 
2029 
#
2030 
# Vector Shift Right instructions, 6-146 ... 6-154
2031 
#
2032 
 
2033 
0.4,6.VS,11.VA,16.VB,21.708:VX:av:vsr %VD, %VA, %VB:Vector Shift Right
2034 
        int sh, i, j, carry, new_carry;
2035 
        sh = (*vB).b[0] & 7;       /* don't bother checking everything */
2036 
        carry = 0;
2037 
        for (j = 0; j < 4; j++) {
2038 
          if (CURRENT_TARGET_BYTE_ORDER == BIG_ENDIAN)
2039 
            i = j;
2040 
          else
2041 
            i = (j + 2) % 4;
2042 
          new_carry = (*vA).w[i] << (32 - sh);
2043 
          (*vS).w[i] = ((*vA).w[i] >> sh) | carry;
2044 
          carry = new_carry;
2045 
        }
2046 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2047 
 
2048 
0.4,6.VS,11.VA,16.VB,21.772:VX:av:vsrab %VD, %VA, %VB:Vector Shift Right Algebraic Byte
2049 
        int i, sh;
2050 
        signed16 a;
2051 
        for (i = 0; i < 16; i++) {
2052 
          sh = ((*vB).b[i]) & 7;
2053 
          a = (signed16)(signed8)(*vA).b[i];
2054 
          (*vS).b[i] = (a >> sh) & 0xff;
2055 
        }
2056 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2057 
 
2058 
0.4,6.VS,11.VA,16.VB,21.836:VX:av:vsrah %VD, %VA, %VB:Vector Shift Right Algebraic Half Word
2059 
        int i, sh;
2060 
        signed32 a;
2061 
        for (i = 0; i < 8; i++) {
2062 
          sh = ((*vB).h[i]) & 0xf;
2063 
          a = (signed32)(signed16)(*vA).h[i];
2064 
          (*vS).h[i] = (a >> sh) & 0xffff;
2065 
        }
2066 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2067 
 
2068 
0.4,6.VS,11.VA,16.VB,21.900:VX:av:vsraw %VD, %VA, %VB:Vector Shift Right Algebraic Word
2069 
        int i, sh;
2070 
        signed64 a;
2071 
        for (i = 0; i < 4; i++) {
2072 
          sh = ((*vB).w[i]) & 0xf;
2073 
          a = (signed64)(signed32)(*vA).w[i];
2074 
          (*vS).w[i] = (a >> sh) & 0xffffffff;
2075 
        }
2076 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2077 
 
2078 
0.4,6.VS,11.VA,16.VB,21.516:VX:av:vsrb %VD, %VA, %VB:Vector Shift Right Byte
2079 
        int i, sh;
2080 
        for (i = 0; i < 16; i++) {
2081 
          sh = ((*vB).b[i]) & 7;
2082 
          (*vS).b[i] = (*vA).b[i] >> sh;
2083 
        }
2084 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2085 
 
2086 
0.4,6.VS,11.VA,16.VB,21.580:VX:av:vsrh %VD, %VA, %VB:Vector Shift Right Half Word
2087 
        int i, sh;
2088 
        for (i = 0; i < 8; i++) {
2089 
          sh = ((*vB).h[i]) & 0xf;
2090 
          (*vS).h[i] = (*vA).h[i] >> sh;
2091 
        }
2092 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2093 
 
2094 
0.4,6.VS,11.VA,16.VB,21.1100:VX:av:vsro %VD, %VA, %VB:Vector Shift Right Octet
2095 
        int i, sh;
2096 
        if (CURRENT_TARGET_BYTE_ORDER == BIG_ENDIAN)
2097 
          sh = ((*vB).b[AV_BINDEX(15)] >> 3) & 0xf;
2098 
        else
2099 
          sh = ((*vB).b[AV_BINDEX(0)] >> 3) & 0xf;
2100 
        for (i = 0; i < 16; i++) {
2101 
          if (i < sh)
2102 
            (*vS).b[AV_BINDEX(i)] = 0;
2103 
          else
2104 
            (*vS).b[AV_BINDEX(i)] = (*vA).b[AV_BINDEX(i - sh)];
2105 
        }
2106 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2107 
 
2108 
0.4,6.VS,11.VA,16.VB,21.644:VX:av:vsrw %VD, %VA, %VB:Vector Shift Right Word
2109 
        int i, sh;
2110 
        for (i = 0; i < 4; i++) {
2111 
          sh = ((*vB).w[i]) & 0x1f;
2112 
          (*vS).w[i] = (*vA).w[i] >> sh;
2113 
        }
2114 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2115 
 
2116 
 
2117 
#
2118 
# Vector Subtract instructions, 6-155 ... 6-165
2119 
#
2120 
 
2121 
0.4,6.VS,11.VA,16.VB,21.1408:VX:av:vsubcuw %VD, %VA, %VB:Vector Subtract Carryout Unsigned Word
2122 
        int i;
2123 
        signed64 temp, a, b;
2124 
        for (i = 0; i < 4; i++) {
2125 
          a = (signed64)(unsigned32)(*vA).w[i];
2126 
          b = (signed64)(unsigned32)(*vB).w[i];
2127 
          temp = a - b;
2128 
          (*vS).w[i] = ~(temp >> 32) & 1;
2129 
        }
2130 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2131 
 
2132 
0.4,6.VS,11.VA,16.VB,21.74:VX:av:vsubfp %VD, %VA, %VB:Vector Subtract Floating Point
2133 
        int i;
2134 
        unsigned32 f;
2135 
        sim_fpu a, b, d;
2136 
        for (i = 0; i < 4; i++) {
2137 
          sim_fpu_32to (&a, (*vA).w[i]);
2138 
          sim_fpu_32to (&b, (*vB).w[i]);
2139 
          sim_fpu_sub (&d, &a, &b);
2140 
          sim_fpu_to32 (&f, &d);
2141 
          (*vS).w[i] = f;
2142 
        }
2143 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2144 
 
2145 
0.4,6.VS,11.VA,16.VB,21.1792:VX:av:vsubsbs %VD, %VA, %VB:Vector Subtract Signed Byte Saturate
2146 
        int i, sat, tempsat;
2147 
        signed16 temp;
2148 
        sat = 0;
2149 
        for (i = 0; i < 16; i++) {
2150 
          temp = (signed16)(signed8)(*vA).b[i] - (signed16)(signed8)(*vB).b[i];
2151 
          (*vS).b[i] = altivec_signed_saturate_8(temp, &tempsat);
2152 
          sat |= tempsat;
2153 
        }
2154 
        ALTIVEC_SET_SAT(sat);
2155 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2156 
 
2157 
0.4,6.VS,11.VA,16.VB,21.1856:VX:av:vsubshs %VD, %VA, %VB:Vector Subtract Signed Half Word Saturate
2158 
        int i, sat, tempsat;
2159 
        signed32 temp;
2160 
        sat = 0;
2161 
        for (i = 0; i < 8; i++) {
2162 
          temp = (signed32)(signed16)(*vA).h[i] - (signed32)(signed16)(*vB).h[i];
2163 
          (*vS).h[i] = altivec_signed_saturate_16(temp, &tempsat);
2164 
          sat |= tempsat;
2165 
        }
2166 
        ALTIVEC_SET_SAT(sat);
2167 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2168 
 
2169 
0.4,6.VS,11.VA,16.VB,21.1920:VX:av:vsubsws %VD, %VA, %VB:Vector Subtract Signed Word Saturate
2170 
        int i, sat, tempsat;
2171 
        signed64 temp;
2172 
        sat = 0;
2173 
        for (i = 0; i < 4; i++) {
2174 
          temp = (signed64)(signed32)(*vA).w[i] - (signed64)(signed32)(*vB).w[i];
2175 
          (*vS).w[i] = altivec_signed_saturate_32(temp, &tempsat);
2176 
          sat |= tempsat;
2177 
        }
2178 
        ALTIVEC_SET_SAT(sat);
2179 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2180 
 
2181 
0.4,6.VS,11.VA,16.VB,21.1024:VX:av:vsububm %VD, %VA, %VB:Vector Subtract Unsigned Byte Modulo
2182 
        int i;
2183 
        for (i = 0; i < 16; i++)
2184 
          (*vS).b[i] = (*vA).b[i] - (*vB).b[i];
2185 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2186 
 
2187 
0.4,6.VS,11.VA,16.VB,21.1536:VX:av:vsububs %VD, %VA, %VB:Vector Subtract Unsigned Byte Saturate
2188 
        int i, sat, tempsat;
2189 
        signed16 temp;
2190 
        sat = 0;
2191 
        for (i = 0; i < 16; i++) {
2192 
          temp = (signed16)(unsigned8)(*vA).b[i] - (signed16)(unsigned8)(*vB).b[i];
2193 
          (*vS).b[i] = altivec_unsigned_saturate_8(temp, &tempsat);
2194 
          sat |= tempsat;
2195 
        }
2196 
        ALTIVEC_SET_SAT(sat);
2197 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2198 
 
2199 
0.4,6.VS,11.VA,16.VB,21.1088:VX:av:vsubuhm %VD, %VA, %VB:Vector Subtract Unsigned Half Word Modulo
2200 
        int i;
2201 
        for (i = 0; i < 8; i++)
2202 
          (*vS).h[i] = ((*vA).h[i] - (*vB).h[i]) & 0xffff;
2203 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2204 
 
2205 
0.4,6.VS,11.VA,16.VB,21.1600:VX:av:vsubuhs %VD, %VA, %VB:Vector Subtract Unsigned Half Word Saturate
2206 
        int i, sat, tempsat;
2207 
        signed32 temp;
2208 
        for (i = 0; i < 8; i++) {
2209 
          temp = (signed32)(unsigned16)(*vA).h[i] - (signed32)(unsigned16)(*vB).h[i];
2210 
          (*vS).h[i] = altivec_unsigned_saturate_16(temp, &tempsat);
2211 
          sat |= tempsat;
2212 
        }
2213 
        ALTIVEC_SET_SAT(sat);
2214 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2215 
 
2216 
0.4,6.VS,11.VA,16.VB,21.1152:VX:av:vsubuwm %VD, %VA, %VB:Vector Subtract Unsigned Word Modulo
2217 
        int i;
2218 
        for (i = 0; i < 4; i++)
2219 
          (*vS).w[i] = (*vA).w[i] - (*vB).w[i];
2220 
        PPC_INSN_VR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2221 
 
2222 
0.4,6.VS,11.VA,16.VB,21.1664:VX:av:vsubuws %VD, %VA, %VB:Vector Subtract Unsigned Word Saturate
2223 
        int i, sat, tempsat;
2224 
        signed64 temp;
2225 
        for (i = 0; i < 4; i++) {
2226 
          temp = (signed64)(unsigned32)(*vA).w[i] - (signed64)(unsigned32)(*vB).w[i];
2227 
          (*vS).w[i] = altivec_unsigned_saturate_32(temp, &tempsat);
2228 
          sat |= tempsat;
2229 
        }
2230 
        ALTIVEC_SET_SAT(sat);
2231 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2232 
 
2233 
 
2234 
#
2235 
# Vector Sum instructions, 6-166 ... 6-170
2236 
#
2237 
 
2238 
0.4,6.VS,11.VA,16.VB,21.1928:VX:av:vsumsws %VD, %VA, %VB:Vector Sum Across Signed Word Saturate
2239 
        int i, sat;
2240 
        signed64 temp;
2241 
        temp = (signed64)(signed32)(*vB).w[3];
2242 
        for (i = 0; i < 4; i++)
2243 
          temp += (signed64)(signed32)(*vA).w[i];
2244 
        (*vS).w[3] = altivec_signed_saturate_32(temp, &sat);
2245 
        (*vS).w[0] = (*vS).w[1] = (*vS).w[2] = 0;
2246 
        ALTIVEC_SET_SAT(sat);
2247 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2248 
 
2249 
0.4,6.VS,11.VA,16.VB,21.1672:VX:av:vsum2sws %VD, %VA, %VB:Vector Sum Across Partial (1/2) Signed Word Saturate
2250 
        int i, j, sat, tempsat;
2251 
        signed64 temp;
2252 
        for (j = 0; j < 4; j += 2) {
2253 
          temp = (signed64)(signed32)(*vB).w[j+1];
2254 
          temp += (signed64)(signed32)(*vA).w[j] + (signed64)(signed32)(*vA).w[j+1];
2255 
          (*vS).w[j+1] = altivec_signed_saturate_32(temp, &tempsat);
2256 
          sat |= tempsat;
2257 
        }
2258 
        (*vS).w[0] = (*vS).w[2] = 0;
2259 
        ALTIVEC_SET_SAT(sat);
2260 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2261 
 
2262 
0.4,6.VS,11.VA,16.VB,21.1800:VX:av:vsum4sbs %VD, %VA, %VB:Vector Sum Across Partial (1/4) Signed Byte Saturate
2263 
        int i, j, sat, tempsat;
2264 
        signed64 temp;
2265 
        for (j = 0; j < 4; j++) {
2266 
          temp = (signed64)(signed32)(*vB).w[j];
2267 
          for (i = 0; i < 4; i++)
2268 
            temp += (signed64)(signed8)(*vA).b[i+(j*4)];
2269 
          (*vS).w[j] = altivec_signed_saturate_32(temp, &tempsat);
2270 
          sat |= tempsat;
2271 
        }
2272 
        ALTIVEC_SET_SAT(sat);
2273 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2274 
 
2275 
0.4,6.VS,11.VA,16.VB,21.1608:VX:av:vsum4shs %VD, %VA, %VB:Vector Sum Across Partial (1/4) Signed Half Word Saturate
2276 
        int i, j, sat, tempsat;
2277 
        signed64 temp;
2278 
        for (j = 0; j < 4; j++) {
2279 
          temp = (signed64)(signed32)(*vB).w[j];
2280 
          for (i = 0; i < 2; i++)
2281 
            temp += (signed64)(signed16)(*vA).h[i+(j*2)];
2282 
          (*vS).w[j] = altivec_signed_saturate_32(temp, &tempsat);
2283 
          sat |= tempsat;
2284 
        }
2285 
        ALTIVEC_SET_SAT(sat);
2286 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2287 
 
2288 
0.4,6.VS,11.VA,16.VB,21.1544:VX:av:vsum4ubs %VD, %VA, %VB:Vector Sum Across Partial (1/4) Unsigned Byte Saturate
2289 
        int i, j, sat, tempsat;
2290 
        signed64 utemp;
2291 
        signed64 temp;
2292 
        for (j = 0; j < 4; j++) {
2293 
          utemp = (signed64)(unsigned32)(*vB).w[j];
2294 
          for (i = 0; i < 4; i++)
2295 
            utemp += (signed64)(unsigned16)(*vA).b[i+(j*4)];
2296 
          temp = utemp;
2297 
          (*vS).w[j] = altivec_unsigned_saturate_32(temp, &tempsat);
2298 
          sat |= tempsat;
2299 
        }
2300 
        ALTIVEC_SET_SAT(sat);
2301 
        PPC_INSN_VR_VSCR(VS_BITMASK, VA_BITMASK | VB_BITMASK);
2302 
 
2303 
 
2304 
#
2305 
# Vector Unpack instructions, 6-171 ... 6-176
2306 
#
2307 
 
2308 
0.4,6.VS,11.0,16.VB,21.846:VX:av:vupkhpx %VD, %VB:Vector Unpack High Pixel16
2309 
        int i;
2310 
        unsigned16 h;
2311 
        for (i = 0; i < 4; i++) {
2312 
          h = (*vB).h[AV_HINDEX(i)];
2313 
          (*vS).w[i] = ((h & 0x8000) ? 0xff000000 : 0)
2314 
                     | ((h & 0x7c00) << 6)
2315 
                     | ((h & 0x03e0) << 3)
2316 
                     | ((h & 0x001f));
2317 
        }
2318 
        PPC_INSN_VR(VS_BITMASK, VB_BITMASK);
2319 
 
2320 
0.4,6.VS,11.0,16.VB,21.526:VX:av:vupkhsb %VD, %VB:Vector Unpack High Signed Byte
2321 
        int i;
2322 
        for (i = 0; i < 8; i++)
2323 
          (*vS).h[AV_HINDEX(i)] = (signed16)(signed8)(*vB).b[AV_BINDEX(i)];
2324 
        PPC_INSN_VR(VS_BITMASK, VB_BITMASK);
2325 
 
2326 
0.4,6.VS,11.0,16.VB,21.590:VX:av:vupkhsh %VD, %VB:Vector Unpack High Signed Half Word
2327 
        int i;
2328 
        for (i = 0; i < 4; i++)
2329 
          (*vS).w[i] = (signed32)(signed16)(*vB).h[AV_HINDEX(i)];
2330 
        PPC_INSN_VR(VS_BITMASK, VB_BITMASK);
2331 
 
2332 
0.4,6.VS,11.0,16.VB,21.974:VX:av:vupklpx %VD, %VB:Vector Unpack Low Pixel16
2333 
        int i;
2334 
        unsigned16 h;
2335 
        for (i = 0; i < 4; i++) {
2336 
          h = (*vB).h[AV_HINDEX(i + 4)];
2337 
          (*vS).w[i] = ((h & 0x8000) ? 0xff000000 : 0)
2338 
                     | ((h & 0x7c00) << 6)
2339 
                     | ((h & 0x03e0) << 3)
2340 
                     | ((h & 0x001f));
2341 
        }
2342 
        PPC_INSN_VR(VS_BITMASK, VB_BITMASK);
2343 
 
2344 
0.4,6.VS,11.0,16.VB,21.654:VX:av:vupklsb %VD, %VB:Vector Unpack Low Signed Byte
2345 
        int i;
2346 
        for (i = 0; i < 8; i++)
2347 
          (*vS).h[AV_HINDEX(i)] = (signed16)(signed8)(*vB).b[AV_BINDEX(i + 8)];
2348 
        PPC_INSN_VR(VS_BITMASK, VB_BITMASK);
2349 
 
2350 
0.4,6.VS,11.0,16.VB,21.718:VX:av:vupklsh %VD, %VB:Vector Unpack Low Signed Half Word
2351 
        int i;
2352 
        for (i = 0; i < 4; i++)
2353 
          (*vS).w[i] = (signed32)(signed16)(*vB).h[AV_HINDEX(i + 4)];
2354 
        PPC_INSN_VR(VS_BITMASK, VB_BITMASK);

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.