OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [d10v-elf/] [ChangeLog] - Blame information for rev 816

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
2005-01-07  Andrew Cagney  
2
 
3
        * configure.ac: Rename configure.in, require autoconf 2.59.
4
        * configure: Re-generate.
5
 
6
Tue Apr 18 16:32:07 2000  Andrew Cagney  
7
 
8
        * t-rie-xx.s (test_rie_xx): New test.
9
        * Makefile.in (TESTS): Update.
10
 
11
Tue Feb 22 17:36:34 2000  Andrew Cagney  
12
 
13
        * Makefile.in: Force d10v into operating mode.
14
 
15
Mon Jan  3 00:17:28 2000  Andrew Cagney  
16
 
17
        * t-ae-ld-d.s, t-ae-ld-i.s, t-ae-ld-id.s, t-ae-ld-im.s ,
18
        t-ae-ld-ip.s, t-ae-ld2w-d.s, t-ae-ld2w-i.s, t-ae-ld2w-id.s ,
19
        t-ae-ld2w-im.s, t-ae-ld2w-ip.s, t-ae-st-d.s, t-ae-st-i.s ,
20
        t-ae-st-id.s, t-ae-st-im.s, t-ae-st-ip.s, t-ae-st-is.s ,
21
        t-ae-st2w-d.s, t-ae-st2w-i.s, t-ae-st2w-id.s, t-ae-st2w-im.s ,
22
        t-ae-st2w-ip.s, t-ae-st2w-is.s: New tests.  Check that an address
23
        exception occures when a word/two-word load/store is not word
24
        aligned.
25
        * Makefile.in (TESTS): Update.
26
 
27
Fri Oct 29 18:36:34 1999  Andrew Cagney  
28
 
29
        * t-mvtc.s: Check that the user can not modify the DM bit in the
30
        BPSW or DPSW.
31
 
32
Thu Oct 28 01:47:26 1999  Andrew Cagney  
33
 
34
        * t-mvtc.s: Update. Check that user can not modify DM bit.
35
 
36
Wed Sep  8 19:34:55 MDT 1999    Diego Novillo 
37
 
38
        * t-ld-st.s: New file.
39
        * t-sac.s: New file.
40
        * t-sachi.s: New file.
41
        * t-slae.s: New file.
42
 
43
1999-01-13  Jason Molenda  (jsm@bugshack.cygnus.com)
44
 
45
        * t-sadd.s: New file.
46
        * Makefile.in (TESTS): Add t-sadd.
47
 
48
Mon Feb 16 09:20:57 1998  Andrew Cagney  
49
 
50
        * t-macros.i (VEC_*): Define.
51
        (DMAP_REG, DMAP_BASE, DMAP_MASK): Define.
52
        (IMAP[01]_REG): Define.
53
 
54
        * t-rdt.s (test_tdt): New file.
55
 
56
        * t-dbt.s (test_dbt): New file.
57
 
58
        * Makefile.in (TESTS): Add t-rdt and t-dbt.
59
 
60
 
61
Fri Feb 13 16:21:13 1998  Andrew Cagney  
62
 
63
        * t-sp.s: New test.
64
        * Makefile.in (TESTS): Update.
65
 
66
Wed Feb 11 17:58:50 1998  Andrew Cagney  
67
 
68
        * t-macros.i: Update trap calls, func in r4, args in
69
        r0...
70
        (start): Force r0 to zero.
71
 
72
        * t-sub2w.s: Ditto.
73
 
74
Tue Dec  9 10:41:44 1997  Andrew Cagney  
75
 
76
        * t-rte.s (success): New file.
77
        * Makefile.in: Update.
78
 
79
        * t-rep.s: Check rep repeats correct number of times.
80
 
81
Fri Dec  5 10:11:18 1997  Andrew Cagney  
82
 
83
        * t-mvtc.s: Check for stuck-zero in MOD_E, MOD_S.
84
 
85
        * t-trap.s: New file.
86
        * Makefile.in (TESTS): Update.
87
 
88
Thu Dec  4 16:56:55 1997  Andrew Cagney  
89
 
90
        * t-macros.i: Add definitions for PSW bits.
91
 
92
        * t-mvtc.s: New file.
93
        * Makefile.in (TESTS): Update.
94
 
95
Wed Dec  3 16:35:24 1997  Andrew Cagney  
96
 
97
        * t-rac.s: New files.
98
 
99
        * t-macros.i: Add macros for checking psw and 2w quantities.
100
 
101
        * Makefile.in (TESTS): Update.
102
 
103
Tue Dec  2 11:01:36 1997  Andrew Cagney  
104
 
105
        * t-sub2w.s, t-mulxu.s, t-mac.s, t-mvtac.s, t-msbu.s, t-sub.s: New
106
        files.
107
 
108
        * Makefile.in: Update.
109
 
110
Mon Nov 17 20:14:48 1997  Andrew Cagney  
111
 
112
        * t-subi.s (test_subi): New file.
113
        * Makefile.in: Update.
114
 
115
Fri Nov 14 14:06:06 1997  Andrew Cagney  
116
 
117
        * t-rep.s: New file. Test case of branch to RPT_E address.
118
 
119
Mon Nov 10 19:21:26 1997  Andrew Cagney  
120
 
121
        * t-macros.i (_start): New file.
122
        * t-rachi.s: New file.
123
 
124
        * Makefile.in (RUN_FOR_TARGET): Look for simulator in d10v
125
        directory.
126
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.