OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [d10v-elf/] [t-msbu.s] - Blame information for rev 816

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
.include "t-macros.i"
2
 
3
        start
4
 
5
        ;; clear FX
6
        ldi r2, #0x8005
7
        mvtc r2, cr0
8
 
9
        loadacc2 a1 0x7f 0xffff 0xffff
10
        ldi r8, 0xffff
11
        ldi r9, 0x8001
12
test_msbu1:
13
        MSBU a1, r9, r8
14
        checkacc2 1 a1 0X7F 0x7FFF 0x8000
15
 
16
 
17
        ;; set FX
18
        ldi r2, #0x8085
19
        mvtc r2, cr0
20
 
21
        loadacc2 a1 0x7f 0xffff 0xffff
22
        ldi r8, 0xffff
23
        ldi r9, 0x8001
24
test_msbu2:
25
        MSBU a1, r9, r8
26
        checkacc2 2 a1 0X7E 0xFFFF 0x0001
27
 
28
        exit0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.