URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [d10v-elf/] [t-rdt.s] - Blame information for rev 24

Go to most recent revision | Details | Compare with Previous | View Log


.include "t-macros.i"
 
        start
 
        PSW_BITS = PSW_C|PSW_F0|PSW_F1
 
        ldi     r6, #success@word
        mvtc    r6, dpc
        ldi     r6, #PSW_BITS
        mvtc    r6, dpsw
 
test_rdt:
        RTD
        exit47
 
success:
        checkpsw2 1 PSW_BITS
        exit0

Line No.	Rev	Author	Line
1	24	jeremybenn	`.include "t-macros.i"`
2
3			`start`
4
5			`PSW_BITS = PSW_C\|PSW_F0\|PSW_F1`
6
7			`ldi r6, #success@word`
8			`mvtc r6, dpc`
9			`ldi r6, #PSW_BITS`
10			`mvtc r6, dpsw`
11
12			`test_rdt:`
13			`RTD`
14			`exit47`
15
16			`success:`
17			`checkpsw2 1 PSW_BITS`
18			`exit0`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [d10v-elf/] [t-rdt.s] - Blame information for rev 24