OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [arm/] [and.cgs] - Blame information for rev 840

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# arm testcase for and
2
# mach: all
3
 
4
# ??? Unfinished, more tests needed.
5
 
6
        .include "testutils.inc"
7
 
8
        start
9
 
10
# and$cond${set-cc?} $rd,$rn,$imm12
11
 
12
        .global and_imm
13
and_imm:
14
        mvi_h_gr r4,1
15
        mvi_h_cnvz 0,0,0,0
16
        and r5,r4,#1
17
        test_h_cnvz 0,0,0,0
18
        test_h_gr r5,1
19
 
20
# and$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftimm}
21
 
22
        .global and_reg_imm_shift
23
and_reg_imm_shift:
24
        mvi_h_gr r4,1
25
        mvi_h_gr r5,1
26
        mvi_h_cnvz 0,0,0,0
27
        and r6,r4,r5,lsl #1
28
        test_h_cnvz 0,0,0,0
29
        test_h_gr r6,0
30
 
31
# and$cond${set-cc?} $rd,$rn,$rm,${operand2-shifttype} ${operand2-shiftreg}
32
 
33
        .global and_reg_reg_shift
34
and_reg_reg_shift:
35
        mvi_h_gr r4,1
36
        mvi_h_gr r5,1
37
        mvi_h_gr r6,1
38
        mvi_h_cnvz 0,0,0,0
39
        and r7,r4,r5,lsl r6
40
        test_h_cnvz 0,0,0,0
41
        test_h_gr r7,0
42
 
43
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.