OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gdb-6.8/] [sim/] [testsuite/] [sim/] [arm/] [iwmmxt/] [wand.cgs] - Blame information for rev 157

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 24 jeremybenn
# Intel(r) Wireless MMX(tm) technology testcase for WAND
2
# mach: xscale
3
# as: -mcpu=xscale+iwmmxt
4
 
5
        .include "testutils.inc"
6
 
7
        start
8
 
9
        .global wand
10
wand:
11
        # Enable access to CoProcessors 0 & 1 before
12
        # we attempt these instructions.
13
 
14
        mvi_h_gr   r1, 3
15
        mcr        p15, 0, r1, cr15, cr1, 0
16
 
17
        mvi_h_gr   r0, 0x12345678
18
        mvi_h_gr   r1, 0x9abcdef0
19
        mvi_h_gr   r2, 0x11111111
20
        mvi_h_gr   r3, 0x00000000
21
        mvi_h_gr   r4, 0
22
        mvi_h_gr   r5, 0
23
 
24
        tmcrr      wr0, r0, r1
25
        tmcrr      wr1, r2, r3
26
        tmcrr      wr2, r4, r5
27
 
28
        wand       wr2, wr0, wr1
29
 
30
        tmrrc      r0, r1, wr0
31
        tmrrc      r2, r3, wr1
32
        tmrrc      r4, r5, wr2
33
 
34
        test_h_gr  r0, 0x12345678
35
        test_h_gr  r1, 0x9abcdef0
36
        test_h_gr  r2, 0x11111111
37
        test_h_gr  r3, 0x00000000
38
        test_h_gr  r4, 0x10101010
39
        test_h_gr  r5, 0x00000000
40
 
41
        pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.